OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [componentCfg.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
9
 
10
opencores.org
11
logic
12
micro_bus
13
 
14
 
15
2
16
_
17
_
18
_
19
VARIANT
20
 
21
 
22
23
 
24
/doc
25
 
26
27
 
28 133 jt_eaton
    
29 131 jt_eaton
 
30 133 jt_eaton
         
31
            default
32 134 jt_eaton
            def
33 133 jt_eaton
            
34 134 jt_eaton
            ADD16
35 133 jt_eaton
            CH0_BITS4
36
            CH0_MATCH4'h0
37
            CH1_BITS4
38
            CH1_MATCH4'h0
39
            CH2_BITS4
40
            CH2_MATCH4'h0
41
            CH3_BITS4
42
            CH3_MATCH4'h0
43
            CH4_BITS4
44
            CH4_MATCH4'h0
45
            CH5_BITS4
46
            CH5_MATCH4'h0
47
           
48
          
49 131 jt_eaton
 
50
 
51
 
52 133 jt_eaton
 
53
         
54
            exp_default
55 134 jt_eaton
            exp5
56
            exp6
57
            exp9
58 133 jt_eaton
            
59
            SLA_ADD_WIDTH8
60
            SLA_DATA_WIDTH16
61
            MAS_ADD_WIDTH4
62
            MAS_DATA_WIDTH8
63
 
64
           
65
          
66
 
67
      
68
 
69 131 jt_eaton
70
 
71
 
72
micro_bus/sim
73
 
74
 
75
 
76
 
77
 
78
79
 
80
 
81
 
82
83
micro_bus_def_tb
84
def_tb
85 133 jt_eaton
default
86 131 jt_eaton
87
    PERIOD40
88
    TIMEOUT100000
89
90
91
  
92
  micro_bus_defTB.test.dut
93
  
94
95
96
  icaruscoverage
97
98
99
 
100
 
101
102
micro_bus
103
micro_bus_def_lint
104
def_lint
105 133 jt_eaton
default
106 131 jt_eaton
107
  rtl_check
108
109
110
 
111
 
112
 
113
114
 
115
 
116
 
117
 
118
 
119
 
120
121
 
122
123
default
124
micro_bus_def_lint
125 134 jt_eaton
126
            ADD16
127
            CH0_BITS4
128
            CH0_MATCH4'h0
129
            CH1_BITS4
130
            CH1_MATCH4'h2
131
            CH2_BITS8
132
            CH2_MATCH8'h03
133
            CH3_BITS2
134
            CH3_MATCH2'b10
135
            CH4_BITS4
136
            CH4_MATCH4'h9
137
            CH5_BITS4
138
            CH5_MATCH4'hf
139
140 131 jt_eaton
141
 
142
143
 
144
 
145
 
146
 
147
148
149
default
150
micro_bus_def_tb
151
152 134 jt_eaton
            ADD16
153
            CH0_BITS4
154
            CH0_MATCH4'h0
155
            CH1_BITS4
156
            CH1_MATCH4'h2
157
            CH2_BITS4
158
            CH2_MATCH4'h3
159
            CH3_BITS4
160
            CH3_MATCH4'h8
161
            CH4_BITS4
162
            CH4_MATCH4'h9
163
            CH5_BITS4
164
            CH5_MATCH4'hf
165 131 jt_eaton
166
167
 
168
 
169
 
170
171
 
172
173
 
174
 
175
 
176

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.