OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [sim/] [testbenches/] [xml/] [micro_bus_def_duth.design.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
2
9
10
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
11
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
14
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
15
opencores.org
16
logic
17
micro_bus
18
def_duth.design
19
20
 
21
22
addr_in
23
24
25
26
 
27
28
clk
29
30
31
32
 
33
34
data_addr
35
36
37
38
 
39
40
data_be
41
42
43
44
 
45
46
data_cs
47
48
49
50
 
51
52
data_rd
53
54
55
56
 
57
58
data_rdata
59
60
61
62
 
63
64
data_wdata
65
66
67
68
 
69
70
data_wr
71
72
73
74
 
75
76
enable
77
78
79
80
 
81
82
ext_mem_addr
83
84
85
86
 
87
88
ext_mem_cs
89
90
91
92
 
93
94
ext_mem_rd
95
96
97
98
 
99
100
ext_mem_rdata
101
102
103
104
 
105
106
ext_mem_wait
107
108
109
110
 
111
112
ext_mem_wdata
113
114
115
116
 
117
118
ext_mem_wr
119
120
121
122
 
123
124
io_reg_addr
125
126
127
128
 
129
130
io_reg_cs
131
132
133
134
 
135
136
io_reg_rd
137
138
139
140
 
141
142
io_reg_rdata
143
144
145
146
 
147
148
io_reg_wait
149
150
151
152
 
153
154
io_reg_wdata
155
156
157
158
 
159
160
io_reg_wr
161
162
163
164
 
165
166
mem_addr
167
168
169
170
 
171
172
mem_cs
173
174
175
176
 
177
178
mem_rd
179
180
181
182
 
183
184
mem_rdata
185
186
187
188
 
189
190
mem_wait
191
192
193
194
 
195
196
mem_wdata
197
198
199
200
 
201
202
mem_wr
203
204
205
206
 
207
208
prog_rom_mem_addr
209
210
211
212
 
213
214
prog_rom_mem_cs
215
216
217
218
 
219
220
prog_rom_mem_rd
221
222
223
224
 
225
226
prog_rom_mem_rdata
227
228
229
230
 
231
232
prog_rom_mem_wdata
233
234
235
236
 
237
238
prog_rom_mem_wr
239
240
241
242
 
243
244
rd_in
245
246
247
248
 
249
250
rdata_out
251
252
253
254
 
255
256
reset
257
258
259
260
 
261
262
sh_prog_rom_mem_addr
263
264
265
266
 
267
268
sh_prog_rom_mem_cs
269
270
271
272
 
273
274
sh_prog_rom_mem_rd
275
276
277
278
 
279
280
sh_prog_rom_mem_rdata
281
282
283
284
 
285
286
sh_prog_rom_mem_wdata
287
288
289
290
 
291
292
sh_prog_rom_mem_wr
293
294
295
296
 
297
298
wdata_in
299
300
301
302
 
303
304
wr_in
305
306
307
308
 
309
 
310
311
312
 
313
314
dut
315
316
317
318
319
320

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.