URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [sim/] [testbenches/] [xml/] [micro_bus_def_lint.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
logic
micro_bus
def_lint
 
 
 
 

 

  elab_verilog
  102.1
  none
  :*Simulation:*
>
  ./tools/verilog/elab_verilog
    
    
      configuration
      default
    
    
      dest_dir
      io_ports
    
  

 

  gen_design
  102.1
  none
  :*Simulation:*
>
  ./tools/verilog/gen_design
    
    
      dest_dir
      io_ports
    
  

 

 
 
 
 
 

 
 
       
 
 
 
              
              Dut
              
              
                                   spirit:library="logic"
                                   spirit:name="micro_bus"
                                   spirit:version="def_dut.params"/>
              
              
 
 
 
 
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
 
 
              
              rtl_check
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="rtl_check"/>
              
              
 
      
 
 
 

 
 
 
 
 
 
 

 
 
 
   
      fs-lint
 
      
        
        ../verilog/lint/micro_bus_def_lint
        verilogSource
        module
      
 
 
   
 
 
 
 
 

 
 
 
 
 
 
 

 
 
 
 
 

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`logic`
39			`micro_bus`
40			`def_lint`
41
42
43
44
45	133	jt_eaton
46	131	jt_eaton
47	133	jt_eaton
48			`elab_verilog`
49			`102.1`
50			`none`
51			`:Simulation:`
52			`>`
53			`./tools/verilog/elab_verilog`
54
55
56			`configuration`
57			`default`
58
59
60			`dest_dir`
61			`io_ports`
62
63
64
65	131	jt_eaton
66	133	jt_eaton
67			`gen_design`
68			`102.1`
69			`none`
70			`:Simulation:`
71			`>`
72			`./tools/verilog/gen_design`
73
74
75			`dest_dir`
76			`io_ports`
77
78
79
80	131	jt_eaton
81	133	jt_eaton
82
83
84
85	131	jt_eaton
86
87
88
89
90
91
92
93
94
95			`Dut`
96
97
98			`spirit:library="logic"`
99			`spirit:name="micro_bus"`
100			`spirit:version="def_dut.params"/>`
101
102
103
104
105
106
107
108
109			`lint`
110			`:Lint:`
111			`Verilog`
112			`fs-lint`
113
114
115
116
117
118			`rtl_check`
119
120
121			`spirit:library="Testbench"`
122			`spirit:name="toolflow"`
123			`spirit:version="rtl_check"/>`
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144			`fs-lint`
145
146
147
148			`../verilog/lint/micro_bus_def_lint`
149			`verilogSource`
150			`module`
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [sim/] [testbenches/] [xml/] [micro_bus_def_lint.xml] - Blame information for rev 133