OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [uart/] [sim/] [testbenches/] [xml/] [uart_rx_lint.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30
31
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
32
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
35
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
36
 
37
opencores.org
38
logic
39
uart
40
rx_lint
41
 
42
 
43
 
44
 
45
46
 
47
       
48
 
49
 
50
              
51
              Dut
52
              
53
              
54
                                   spirit:library="logic"
55
                                   spirit:name="uart"
56
                                   spirit:version="rx_dut.params"/>
57
              
58
              
59
 
60
 
61
              
62
              lint
63
              :*Lint:*
64
              Verilog
65
              fs-lint
66
              
67
 
68
 
69
              
70
              rtl_check
71
              
72
              
73
                                   spirit:library="Testbench"
74
                                   spirit:name="toolflow"
75
                                   spirit:version="rtl_check"/>
76
              
77
              
78
 
79
      
80
 
81
 
82
 
83
 
84
 
85
86
 
87
 
88
 
89
 
90
  
91
 
92
 
93
 
94
 
95
 
96
    
97
      fs-lint
98
 
99
      
100
        
101
        ../verilog/lint/uart_rx_lint
102
        verilogSourcemodule
103
      
104
 
105
 
106
 
107
    
108
 
109
 
110
 
111
  
112
 
113
 
114
 
115
 
116
 
117
 
118

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.