OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [uart/] [sim/] [testbenches/] [xml/] [uart_rxtx_lint.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30
31
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
32
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
35
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
36
 
37
opencores.org
38
logic
39
uart
40
rxtx_lint
41
 
42
 
43
 
44
45
 
46
 
47
       
48
 
49
 
50
              
51
              Dut
52
              
53
              
54
                                   spirit:library="logic"
55
                                   spirit:name="uart"
56
                                   spirit:version="rxtx_dut.params"/>
57
              
58
              
59
 
60
 
61
 
62
              
63
              lint
64
              :*Lint:*
65
              Verilog
66
              fs-lint
67
              
68
 
69
 
70
 
71
              
72
              rtl_check
73
              
74
              
75
                                   spirit:library="Testbench"
76
                                   spirit:name="toolflow"
77
                                   spirit:version="rtl_check"/>
78
              
79
              
80
 
81
      
82
 
83
 
84
 
85
 
86
 
87
88
 
89
 
90
 
91
 
92
  
93
 
94
 
95
 
96
 
97
    
98
      fs-lint
99
 
100
      
101
        
102
        ../verilog/lint/uart_rxtx_lint
103
        verilogSourcemodule
104
      
105
 
106
 
107
    
108
 
109
 
110
 
111
 
112
  
113
 
114
 
115
 
116
 
117

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.