URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [uart/] [sim/] [testbenches/] [xml/] [uart_tx_tb.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
logic
uart
tx_tb
 
 
 
 

 
 
 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
    
    
      destination
      top.tx_tb
    
    
      dest_dir
      ../verilog
    
    
      top
    
  

 
 
 
 
 

 
 
 
 


    UART_MODEL_CLKCNT4'hc
    UART_MODEL_SIZE4
    DIVIDER4'b0000

 
 
       
 
              
              Params
              
              
                                   spirit:library="logic"
                                   spirit:name="uart"
                                   spirit:version="tx_dut.params"/>
             
              
 
 
              
              Bfm
              
                                   spirit:library="logic"
                                   spirit:name="uart"
                                   spirit:version="bfm.design"/>
              
 
 
 
              
              icarus
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="icarus"/>
              
              
 
 
 
 
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
              
 
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
 
              
              lint:*Lint:*
              Verilog
              
                     
                            fs-lint
                     
              
 
 
      
 
 
 
 
 
 
 
 

 
 
 
  
 
    
      fs-common
 
      
        
        ../verilog/tb.ext
        verilogSourcefragment
      
 
    
 
 
    
      fs-sim
 
      
        
        ../verilog/common/top.tx_tb
        verilogSourcemodule
      
 
 
    
 
 
 
    
      fs-lint
 
      
        
        ../verilog/common/top.tx_tb
        verilogSourcemodule
      
 
 
    
 
 
 
 
  
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`logic`
39			`uart`
40			`tx_tb`
41
42
43
44
45
46
47
48
49
50			`gen_verilog`
51			`104.0`
52			`none`
53			`common`
54			`./tools/verilog/gen_verilog`
55
56
57			`destination`
58			`top.tx_tb`
59
60
61			`dest_dir`
62			`../verilog`
63
64
65			`top`
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81			`UART_MODEL_CLKCNT4'hc`
82			`UART_MODEL_SIZE4`
83			`DIVIDER4'b0000`
84
85
86
87
88
89
90			`Params`
91
92
93			`spirit:library="logic"`
94			`spirit:name="uart"`
95			`spirit:version="tx_dut.params"/>`
96
97
98
99
100
101			`Bfm`
102
103			`spirit:library="logic"`
104			`spirit:name="uart"`
105			`spirit:version="bfm.design"/>`
106
107
108
109
110
111			`icarus`
112
113
114			`spirit:library="Testbench"`
115			`spirit:name="toolflow"`
116			`spirit:version="icarus"/>`
117
118
119
120
121
122
123
124
125			`commoncommon`
126			`Verilog`
127
128
129			`fs-common`
130
131
132
133
134
135			`sim:Simulation:`
136			`Verilog`
137
138
139			`fs-sim`
140
141
142
143
144
145
146			`lint:Lint:`
147			`Verilog`
148
149
150			`fs-lint`
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171			`fs-common`
172
173
174
175			`../verilog/tb.ext`
176			`verilogSourcefragment`
177
178
179
180
181
182
183			`fs-sim`
184
185
186
187			`../verilog/common/top.tx_tb`
188			`verilogSourcemodule`
189
190
191
192
193
194
195
196
197			`fs-lint`
198
199
200
201			`../verilog/common/top.tx_tb`
202			`verilogSourcemodule`
203
204
205
206
207
208
209
210
211
212
213
214
215

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [uart/] [sim/] [testbenches/] [xml/] [uart_tx_tb.xml] - Blame information for rev 131