OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [vga_char_ctrl/] [doc/] [Readme.txt] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
 
2
This component takes the opencores opb_vga_char_display_nodac project and makes it socgen compatible. The original project checked in by Timmothy Pearson in Oct 2007 consisted of a single module that added a asic vga interface to a microblaze system. It had no documentation or test suite and could only work in xilinx spartan parts.
3
 
4
I chose it because it was a useful module and had mostly clean coding. It requires only 5 pins and about 5% of a Nexys2 fpga.The following changes were made:
5
 
6
 
7
 
8
1) Stripped off the bus interface.
9
 
10
   You never want to create a component and then hard wire it to any particular bus interface. Create the core engine with documentation and test suite.
11
   Then you can create another component that instantiates the core along with the bus of the day interface. If the bus registers are created by a tool
12
   it will be easy to retarget it to any bus the tool supports
13
 
14
 
15
2) Split out each module into a seperate file with replaceable module names and variants
16
 
17
   There were two variations defined for this component. You can now have two instanciations and use both in a single design
18
 
19
 
20
3) Removed the spartan 3 clock gen and ported in pixel_clock and reset
21
 
22
   By receiving the clock and reset from a port this code can now go into any fpga or asic design.
23
 
24
 
25
4) Replaced the char rom with a cde_sram and moved the font into a sw directory
26
 
27
   The font is now compiled from an asm file and loaded with a readmemh command. This enables the support of a ascii only font that is 1/2 the size of the full one.
28
 
29
 
30
5) Replaced the char ram with a cde_ram.
31
 
32
   You can now define a starup screen in a asm file
33
 
34
6) Connected all signals to  instances by name rather than by position
35
 
36
7) cleaned up port width mismatch,latches and undefined memory accesses
37
 
38
8) converted from async to sync reset
39
 
40
9) Combined port i/o and wire/reg declarations
41
 
42
10) Changed configurations and magic numbers into  parameters
43
 
44
11) Added a simplier color mode for more depth and less per character control
45
 
46
    If you need all the bells and blinking characters you can add it on the outside.
47
 
48
12) Inverted h+v sync siganals. Not sure which way is rigth by my other one is active low and it works
49
 
50
13) added test suite with vga_model and micro bus host
51
 
52
14) Added docs for operating and config modes

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.