OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [vga_char_ctrl/] [sim/] [icarus/] [default/] [wave.sav] - Blame information for rev 131

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
[*]
2
[*] GTKWave Analyzer v3.3.62 (w)1999-2014 BSI
3
[*] Tue Feb 10 17:56:34 2015
4
[*]
5
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__logic/ip/vga_char_ctrl/sim/icarus/default/TestBench.vcd"
6
[dumpfile_mtime] "Tue Feb 10 17:53:42 2015"
7
[dumpfile_size] 149082606
8
[savefile] "/home/johne/Desktop/socgen/Projects/opencores.org/logic/ip/vga_char_ctrl/sim/icarus/default/wave.sav"
9
[timestart] 0
10
[size] 1613 999
11
[pos] 28 0
12
*-23.000000 11000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
13
[treeopen] TB.
14
[treeopen] TB.test.
15
[treeopen] TB.test.dut.
16
[treeopen] TB.test.dut.CHAR_DISPLAY.
17
[treeopen] TB.test.dut.CHAR_DISPLAY.CHAR_GEN.
18
[sst_width] 357
19
[signals_width] 230
20
[sst_expanded] 1
21
[sst_vpaned_height] 300
22
@22
23
TB.test.dut.char_ram.raddr[12:0]
24
TB.test.dut.char_ram.rdata[7:0]
25
@28
26
TB.test.dut.char_ram.wr
27
@22
28
TB.test.dut.CHAR_DISPLAY.CHAR_GEN.chargen_rom_address[10:0]
29
TB.test.dut.CHAR_DISPLAY.CHAR_GEN.char_gen_rom_data[7:0]
30
@28
31
TB.test.vsync_n_pad_out
32
TB.test.hsync_n_pad_out
33
TB.test.red_pad_out[2:0]
34
TB.test.green_pad_out[2:0]
35
@29
36
TB.test.blue_pad_out[1:0]
37
[pattern_trace] 1
38
[pattern_trace] 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.