OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_memory/] [componentCfg.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
9
 
10
opencores.org
11
wishbone
12
wb_memory
13
 
14
2
15
_
16
_
17
_
18
VARIANT
19
 
20
 
21
22
 
23
/doc
24
 
25
26
 
27
 
28
 
29
 
30
 
31
32
 
33
wb_memory/sim
34
 
35 134 jt_eaton
36 131 jt_eaton
 
37
 
38 134 jt_eaton
 
39
   default
40
   def
41
   def_tb
42
   def_lint
43
   
44
   wb_addr_width24
45
   wb_data_width32
46
   wb_byte_lanes4
47
   dat_width32
48
   adr_width14
49
   mem_size16384
50
   
51
 
52
 
53
 
54
 
55
 
56
 
57
 
58
59
 
60
 
61
 
62
 
63
 
64
 
65 131 jt_eaton
66
 
67
 
68
 
69
70
wb_memory_def_tb
71
def_tb
72
73
    PERIOD40
74
    TIMEOUT100000
75
76
77
  
78
  wb_memory_defTB.test.dut
79
  
80
81
82
  icaruscoverage
83
84
85
 
86
 
87
88
wb_memory_def_lint
89
def_lint
90
91
  rtl_check
92
93
94
 
95
 
96
97
 
98
 
99
 
100
 
101
 
102
 
103
104
 
105
106
default
107
wb_memory_def_lint
108
109
110
 
111
 
112
 
113
 
114
 
115
 
116
117
 
118
119
default
120
wb_memory_def_tb
121 134 jt_eaton
  
122
  
123
 
124 131 jt_eaton
125
126
 
127
 
128
129
 
130
 
131
132
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.