1 |
135 |
jt_eaton |
/**********************************************************************/
|
2 |
|
|
/* */
|
3 |
|
|
/* ------- */
|
4 |
|
|
/* / SOC \ */
|
5 |
|
|
/* / GEN \ */
|
6 |
|
|
/* / TARGET \ */
|
7 |
|
|
/* ============== */
|
8 |
|
|
/* | | */
|
9 |
|
|
/* |____________| */
|
10 |
|
|
/* */
|
11 |
|
|
/* Jtag tap controller for xilinx spartan 3e fpga */
|
12 |
|
|
/* */
|
13 |
|
|
/* */
|
14 |
|
|
/* Author(s): */
|
15 |
|
|
/* - John Eaton, jt_eaton@opencores.org */
|
16 |
|
|
/* */
|
17 |
|
|
/**********************************************************************/
|
18 |
|
|
/* */
|
19 |
|
|
/* Copyright (C) <2010> <Ouabache Design Works> */
|
20 |
|
|
/* */
|
21 |
|
|
/* This source file may be used and distributed without */
|
22 |
|
|
/* restriction provided that this copyright statement is not */
|
23 |
|
|
/* removed from the file and that any derivative work contains */
|
24 |
|
|
/* the original copyright notice and the associated disclaimer. */
|
25 |
|
|
/* */
|
26 |
|
|
/* This source file is free software; you can redistribute it */
|
27 |
|
|
/* and/or modify it under the terms of the GNU Lesser General */
|
28 |
|
|
/* Public License as published by the Free Software Foundation; */
|
29 |
|
|
/* either version 2.1 of the License, or (at your option) any */
|
30 |
|
|
/* later version. */
|
31 |
|
|
/* */
|
32 |
|
|
/* This source is distributed in the hope that it will be */
|
33 |
|
|
/* useful, but WITHOUT ANY WARRANTY; without even the implied */
|
34 |
|
|
/* warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR */
|
35 |
|
|
/* PURPOSE. See the GNU Lesser General Public License for more */
|
36 |
|
|
/* details. */
|
37 |
|
|
/* */
|
38 |
|
|
/* You should have received a copy of the GNU Lesser General */
|
39 |
|
|
/* Public License along with this source; if not, download it */
|
40 |
|
|
/* from http://www.opencores.org/lgpl.shtml */
|
41 |
|
|
/* */
|
42 |
|
|
/**********************************************************************/
|
43 |
|
|
|
44 |
|
|
//////////////////////////////////////////////////////////////////////
|
45 |
|
|
// //
|
46 |
|
|
// This file is a wrapper for the various Xilinx internal BSCAN //
|
47 |
|
|
// TAP devices. It is designed to take the place of a separate TAP //
|
48 |
|
|
// controller in Xilinx systems, to allow a user to access a CPU //
|
49 |
|
|
// debug module (such as that of the OR1200) through the FPGA's //
|
50 |
|
|
// dedicated JTAG / configuration port. //
|
51 |
|
|
// //
|
52 |
|
|
//////////////////////////////////////////////////////////////////////
|
53 |
|
|
//
|
54 |
|
|
|
55 |
|
|
// Note that the SPARTAN BSCAN controllers have more than one channel.
|
56 |
|
|
// This implementation always uses channel 1, this is not configurable.
|
57 |
|
|
// If you want to use another channel, then it is probably because you
|
58 |
|
|
// want to attach multiple devices to the BSCAN device, which means
|
59 |
|
|
// you'll be making changes to this file anyway.
|
60 |
|
|
|
61 |
|
|
|
62 |
|
|
module cde_jtag_tap
|
63 |
|
|
#(parameter CHIP_ID_VAL=32'h00000000 )
|
64 |
|
|
(
|
65 |
|
|
|
66 |
|
|
input wire tdo_i,
|
67 |
|
|
output wire shiftcapture_dr_clk_o,
|
68 |
|
|
output wire tdi_o,
|
69 |
|
|
output wire test_logic_reset_o,
|
70 |
|
|
output wire shift_dr_o,
|
71 |
|
|
output wire capture_dr_o,
|
72 |
|
|
output wire update_dr_clk_o,
|
73 |
|
|
output wire select_o,
|
74 |
|
|
|
75 |
|
|
input wire aux_tdo_i,
|
76 |
|
|
output wire aux_shiftcapture_dr_clk_o,
|
77 |
|
|
output wire aux_tdi_o,
|
78 |
|
|
output wire aux_test_logic_reset_o,
|
79 |
|
|
output wire aux_shift_dr_o,
|
80 |
|
|
output wire aux_capture_dr_o,
|
81 |
|
|
output wire aux_update_dr_clk_o,
|
82 |
|
|
output wire aux_select_o
|
83 |
|
|
|
84 |
|
|
);
|
85 |
|
|
|
86 |
|
|
wire update_dr_i;
|
87 |
|
|
wire aux_update_dr_i;
|
88 |
|
|
|
89 |
|
|
BSCAN_SPARTAN6
|
90 |
|
|
#(1)
|
91 |
|
|
BSCAN_SPARTAN6_inst1 (
|
92 |
|
|
.CAPTURE (capture_dr_o), // CAPTURE output from TAP controller
|
93 |
|
|
.DRCK (user1_clk_i), // shiftcapture clk for USER1 functions
|
94 |
|
|
.RESET (test_logic_reset_o), // Reset output from TAP controller
|
95 |
|
|
.RUNTEST ( ),
|
96 |
|
|
.SEL (select_o), // USER1 active output
|
97 |
|
|
.SHIFT (shift_dr_o), // SHIFT output from TAP controller
|
98 |
|
|
.TCK (),
|
99 |
|
|
.TDI (tdi_o), // TDI output from TAP controller
|
100 |
|
|
.TMS (),
|
101 |
|
|
.UPDATE (update_dr_i), // UPDATE output from TAP controller
|
102 |
|
|
.TDO (tdo_i) // Data input for USER1 function
|
103 |
|
|
);
|
104 |
|
|
|
105 |
|
|
|
106 |
|
|
BSCAN_SPARTAN6
|
107 |
|
|
#(2)
|
108 |
|
|
BSCAN_SPARTAN6_inst2 (
|
109 |
|
|
.CAPTURE (aux_capture_dr_o), // CAPTURE output from TAP controller
|
110 |
|
|
.DRCK (user2_clk_i), // shiftcapture clk for USER1 functions
|
111 |
|
|
.RESET (aux_test_logic_reset_o), // Reset output from TAP controller
|
112 |
|
|
.RUNTEST ( ),
|
113 |
|
|
.SEL (aux_select_o), // USER1 active output
|
114 |
|
|
.SHIFT (aux_shift_dr_o), // SHIFT output from TAP controller
|
115 |
|
|
.TCK (),
|
116 |
|
|
.TDI (aux_tdi_o), // TDI output from TAP controller
|
117 |
|
|
.TMS (),
|
118 |
|
|
.UPDATE (aux_update_dr_i), // UPDATE output from TAP controller
|
119 |
|
|
.TDO (aux_tdo_i) // Data input for USER2 function
|
120 |
|
|
);
|
121 |
|
|
|
122 |
|
|
|
123 |
|
|
|
124 |
|
|
BUFG
|
125 |
|
|
update_buf (
|
126 |
|
|
.O (update_dr_clk_o), // Clock buffer output
|
127 |
|
|
.I (update_dr_i) // Clock buffer input
|
128 |
|
|
);
|
129 |
|
|
|
130 |
|
|
|
131 |
|
|
BUFG
|
132 |
|
|
aux_update_buf (
|
133 |
|
|
.O (aux_update_dr_clk_o), // Clock buffer output
|
134 |
|
|
.I (aux_update_dr_i) // Clock buffer input
|
135 |
|
|
);
|
136 |
|
|
|
137 |
|
|
|
138 |
|
|
|
139 |
|
|
|
140 |
|
|
|
141 |
|
|
BUFG
|
142 |
|
|
user1_clk_buf (
|
143 |
|
|
.O (shiftcapture_dr_clk_o), // Clock buffer output
|
144 |
|
|
.I (user1_clk_i ) // Clock buffer input
|
145 |
|
|
);
|
146 |
|
|
|
147 |
|
|
|
148 |
|
|
BUFG
|
149 |
|
|
user2_clk_buf (
|
150 |
|
|
.O (aux_shiftcapture_dr_clk_o), // Clock buffer output
|
151 |
|
|
.I (user2_clk_i ) // Clock buffer input
|
152 |
|
|
);
|
153 |
|
|
|
154 |
|
|
|
155 |
|
|
|
156 |
|
|
|
157 |
|
|
|
158 |
|
|
|
159 |
|
|
endmodule
|