OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [geda-project.org/] [gEDA/] [logic/] [AND/] [and5.sym] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton 
v 20031231 1
2 
L 300 800 700 800 3 0 0 0 -1 -1
3 
L 300 200 700 200 3 0 0 0 -1 -1
4 
L 300 200 300 800 3 0 0 0 -1 -1
5 
A 700 500 300 270 180 3 0 0 0 -1 -1
6 
L 300 800 300 1000 3 0 0 0 -1 -1
7 
L 300 200 300 0 3 0 0 0 -1 -1
8 
P 1000 500 1300 500 1 0 1
9 
{
10 
T 1000 500 5 8 0 0 0 0 1
11 
pinnumber=OUT
12 
T 1000 500 5 8 0 0 0 0 1
13 
pinseq=1
14 
}
15 
P 300 100 0 100 1 0 1
16 
{
17 
T 300 100 5 8 0 0 0 0 1
18 
pinnumber=IN0
19 
T 300 100 5 8 0 0 0 0 1
20 
pinseq=2
21 
}
22 
P 300 300 0 300 1 0 1
23 
{
24 
T 300 300 5 8 0 0 0 0 1
25 
pinnumber=IN1
26 
T 300 300 5 8 0 0 0 0 1
27 
pinseq=3
28 
}
29 
P 300 500 0 500 1 0 1
30 
{
31 
T 300 500 5 8 0 0 0 0 1
32 
pinnumber=IN2
33 
T 300 500 5 8 0 0 0 0 1
34 
pinseq=4
35 
}
36 
P 300 700 0 700 1 0 1
37 
{
38 
T 300 700 5 8 0 0 0 0 1
39 
pinnumber=IN3
40 
T 300 700 5 8 0 0 0 0 1
41 
pinseq=5
42 
}
43 
P 300 900 0 900 1 0 1
44 
{
45 
T 300 900 5 8 0 0 0 0 1
46 
pinnumber=IN4
47 
T 300 900 5 8 0 0 0 0 1
48 
pinseq=6
49 
}
50 
T 400 100 5 10 1 1 0 2 1
51 
refdes=U?
52 
T 400 100 5 8 0 0 0 0 1
53 
device=and
54 
T 400 200 5 8 0 0 0 0 1
55 
VERILOG_PORTS=POSITIONAL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.