OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [bfms/] [clock_gen/] [rtl/] [verilog/] [clock_gen_syn] - Blame information for rev 134

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 134 jt_eaton
 
2
always@(posedge clk or negedge START)
3
  if(!START)  FINISH <= 0;
4
  else        FINISH <= (|STOP) || FINISH;
5
 
6
 
7
 
8
always@(posedge clk or negedge START)
9
  if(!START)  FAIL <= 0;
10
  else        FAIL <= (|BAD);
11
 
12
 
13
always@(posedge clk or negedge START)
14
  if(!START)  reset <= 1'b1;
15
  else        reset <= 1'b0;
16
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.