Subversion Repositories socgen

xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"

xmlns:socgen="http://opencores.org"

xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"

xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014

http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">

opencores.org

Testbench

uart_model

def

  gen_verilog_sim

  104.0

  none

  :*Simulation:*

  tools/verilog/gen_verilog

      destination

      uart_model_def

  gen_verilog_syn

  104.0

  none

  :*Synthesis:*

  tools/verilog/gen_verilog

      destination

      uart_model_def

        Hierarchical

              Hierarchical

              Hierarchical

              verilog

                                   ipxact:library="Testbench"

                                   ipxact:name="toolflow"

                                   ipxact:version="verilog"/>

              sim:*Simulation:*

              Verilog

                            fs-sim

              syn:*Synthesis:*

              Verilog

                            fs-syn

              doc

                                   ipxact:library="Testbench"

                                   ipxact:name="toolflow"

                                   ipxact:version="documentation"/>

              :*Documentation:*

              Verilog

CLKCNT4'h5

SIZE4

clk

wire

in

reset

wire

in

txd_in

wire

in

rxd_out

wire

out

      fs-sim

        ../verilog/copyright

        verilogSourceinclude

        ../verilog/top.rtl

        verilogSourcefragment

        ../verilog/top.tasks

        verilogSourcefragment

        ../verilog/sim/uart_model_def

        verilogSourcemodule

        ../verilog/serial_rcvr

        verilogSourcemodule

        ../verilog/serial_xmit

        verilogSourcemodule

        ../verilog/divider

        verilogSourcemodule

        dest_dir../views/sim/

        verilogSourcelibraryDir

      fs-syn

        ../verilog/copyright

        verilogSourceinclude

        ../verilog/top.rtl

        verilogSourcefragment

        ../verilog/serial_rcvr

        verilogSourcemodule

        ../verilog/syn/uart_model_def

        verilogSourcemodule

        ../verilog/serial_xmit

        verilogSourcemodule

        ../verilog/divider

        verilogSourcemodule

        dest_dir../views/syn/

        verilogSourcelibraryDir