URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [toolflows/] [toolflow/] [xml/] [rtl_check.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
Testbench
toolflow
rtl_check
 

 
 
 

  gen_filelists
  104.0
  none
  
    :*Lint:*
  
  ./tools/sys/gen_child_filelist
    
    
      top
    
    
      top_file
      ./TestBench
    
  

 
 
 

  gen_verilog
  104.0
  none
  :*Lint:*
  ./tools/verilog/gen_verilog
  
  

 
 
 
 

  gen_verilogLib_lint
  105.0
  none
  :*Lint:*
  ./tools/verilog/gen_verilogLib
    
    
      view
      lint
    
  

 
 
 
 

 
 

 
 
   
      fs-lint
 
      
        dest_dir
        ../views/lint/
        verilogSource
        libraryDir
      
 
   
 
 

 

 
       
 
              
              lint
              :*Lint:*
              Verilog
              
              fs-lint
              
 
      
 
 

 
clk
  wire
  in

 
reset
  wire
  in

 
 
STOP
  wire
  out

 
 
BAD
  wire
  out

 
 
 
 

 
 
 
 
 

 
 
 
 
 
 
 
 
 
 

 
 
 
 
 
 

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30
31			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
32			`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
35			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
36
37			`opencores.org`
38			`Testbench`
39			`toolflow`
40			`rtl_check`
41
42
43
44
45
46
47			`gen_filelists`
48			`104.0`
49			`none`
50
51			`:Lint:`
52
53			`./tools/sys/gen_child_filelist`
54
55
56			`top`
57
58
59			`top_file`
60			`./TestBench`
61
62
63
64
65
66
67
68			`gen_verilog`
69			`104.0`
70			`none`
71			`:Lint:`
72			`./tools/verilog/gen_verilog`
73
74
75
76
77
78
79
80
81			`gen_verilogLib_lint`
82			`105.0`
83			`none`
84			`:Lint:`
85			`./tools/verilog/gen_verilogLib`
86
87
88			`view`
89			`lint`
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104			`fs-lint`
105
106
107			`dest_dir`
108			`../views/lint/`
109			`verilogSource`
110			`libraryDir`
111
112
113
114
115
116
117
118
119
120
121
122
123			`lint`
124			`:Lint:`
125			`Verilog`
126
127			`fs-lint`
128
129
130
131
132
133
134
135			`clk`
136			`wire`
137			`in`
138
139
140			`reset`
141			`wire`
142			`in`
143
144
145
146			`STOP`
147			`wire`
148			`out`
149
150
151
152			`BAD`
153			`wire`
154			`out`
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [toolflows/] [toolflow/] [xml/] [rtl_check.xml] - Blame information for rev 134