OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [toolflows/] [toolflow/] [xml/] [verilog.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30
31
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
32
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
35
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
36
 
37
opencores.org
38
Testbench
39
toolflow
40
verilog
41
 
42
43
 
44
 
45 133 jt_eaton
46 131 jt_eaton
  gen_verilogLib_sim
47
  105.0
48
  none
49
  :*Simulation:*
50
  ./tools/verilog/gen_verilogLib
51
    
52
    
53
      view
54
      sim
55
    
56
  
57
58
 
59
 
60
 
61
62
  gen_verilogLib_syn
63
  105.0
64
  none
65
  :*Synthesis:*
66
  ./tools/verilog/gen_verilogLib
67
    
68
    
69
      view
70
      syn
71
    
72
  
73
74
 
75
 
76
 
77
 
78
 
79
 
80
 
81
 
82
 
83
 
84
 
85
 
86
87
 
88
 
89
 
90
91
 
92
 
93
 
94
 
95
 
96
   
97
      fs-sim
98
 
99
      
100
        dest_dir
101
        ../views/sim/
102
        verilogSource
103
        libraryDir
104
      
105
 
106
   
107
 
108
 
109
 
110
   
111
      fs-syn
112
 
113
      
114
        dest_dir
115
        ../views/syn/
116
        verilogSource
117
        libraryDir
118
      
119
 
120
   
121
 
122
 
123
   
124
      fs-lint
125
 
126
      
127
        dest_dir
128
        ../views/syn/
129
        verilogSource
130
        libraryDir
131
      
132
 
133
   
134
 
135
 
136
 
137
 
138
 
139
 
140
141
 
142
 
143
 
144
 
145
 
146
 
147
148
 
149
 
150
 
151
 
152
       
153
 
154
 
155
 
156
 
157
              
158
              sim
159
              :*Simulation:*
160
              Verilog
161
              
162
              fs-sim
163
              
164
 
165
 
166
              
167
              syn
168
              :*Synthesis:*
169
              Verilog
170
              
171
              fs-syn
172
              
173
 
174
 
175
 
176
              
177
              lint
178
              :*Lint:*
179
              Verilog
180
              
181
              fs-lint
182
              
183
 
184
 
185
 
186
 
187
 
188
 
189
 
190
 
191
      
192
 
193
 
194
 
195
196
 
197
198
 
199
 
200
 
201
 
202
 
203
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.