URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [gates/] [sim/] [testbenches/] [xml/] [cde_gates_sys_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
cde
gates
sys_lint
 
 
 

 
 

 
 
 
 
 

 
                
                
                Bfm
                
                
                
 
 
 
       
 
 
              
              Bfm
              Bfm
              
 
 
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
 
 
              
              rtl_check
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="rtl_check"/>
              
              
 
 
      
 
 
 

 
 
 
 
 
 
 
 

 
 
 
   
      fs-lint
      
        
        ../verilog/lint/gates_sys_lint
        verilogSource
        module
      
 
 
 
   
 
 
 

 
 
 
 
 


Line No.	Rev	Author	Line
1	135	jt_eaton
2
5
6			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
7			`xmlns:socgen="http://opencores.org"`
8			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
9			`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
10			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
11
12			`opencores.org`
13			`cde`
14			`gates`
15			`sys_lint`
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32			`Bfm`
33
34
35
36
37
38
39
40
41
42
43			`Bfm`
44			`Bfm`
45
46
47
48
49
50			`lint`
51			`:Lint:`
52			`Verilog`
53			`fs-lint`
54
55
56
57
58
59			`rtl_check`
60
61
62			`ipxact:library="Testbench"`
63			`ipxact:name="toolflow"`
64			`ipxact:version="rtl_check"/>`
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87			`fs-lint`
88
89
90			`../verilog/lint/gates_sys_lint`
91			`verilogSource`
92			`module`
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [gates/] [sim/] [testbenches/] [xml/] [cde_gates_sys_lint.xml] - Blame information for rev 135