OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [rtl/] [xml/] [cde_jtag_rpc_reg.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
jtag
15
rpc_reg  default
16
 
17
 
18
19
 
20
 
21
 
22
 
23
 
24
 
25
 
26
27
 
28
 
29
 
30
31
 
32
   
33
      fs-sim
34
 
35
 
36
      
37
        dest_dir
38
        ../verilog/
39
        verilogSourcelibraryDir
40
      
41
 
42
  
43
 
44
 
45
   
46
      fs-syn
47
 
48
      
49
        dest_dir
50
        ../verilog/
51
        verilogSourcelibraryDir
52
      
53
 
54
 
55
 
56
   
57
 
58
 
59
    
60
 
61
      fs-lint
62
      
63
        dest_dir../verilog/
64
        verilogSourcelibraryDir
65
      
66
 
67
    
68
 
69
 
70
 
71
 
72
73
 
74
 
75
 
76
 
77
 
78
79
       
80
 
81
 
82
 
83
 
84
 
85
              
86
              sim:*Simulation:*
87
              Verilog
88
              
89
                     
90
                            fs-sim
91
                     
92
              
93
 
94
              
95
              syn:*Synthesis:*
96
              Verilog
97
              
98
                     
99
                            fs-syn
100
                     
101
              
102
 
103
 
104
 
105
              
106
              doc
107
              
108
              
109
                                   spirit:library="Testbench"
110
                                   spirit:name="toolflow"
111
                                   spirit:version="documentation"/>
112
              
113
              :*Documentation:*
114
              Verilog
115
              
116
 
117
 
118
 
119
 
120
 
121
 
122
      
123
 
124
 
125
 
126
127
BITS16
128
RESET_VALUE'h0
129
130
 
131
132
 
133
clk
134
wire
135
in
136
137
 
138
reset
139
wire
140
in
141
142
 
143
 
144
tdi
145
wire
146
in
147
148
 
149
select
150
wire
151
in
152
153
 
154
update_dr
155
wire
156
in
157
158
 
159
capture_dr
160
wire
161
in
162
163
 
164
shift_dr
165
wire
166
in
167
168
 
169
 
170
tdo
171
wire
172
out
173
174
 
175
 
176
capture_value
177
wire
178
in
179
BITS-10
180
181
 
182
 
183
update_value
184
wire
185
out
186
BITS-10
187
188
 
189
 
190
 
191
 
192
193
 
194
195
 
196
 
197
 
198
 
199
 
200
 
201
 
202
 
203
 
204
 
205

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.