Subversion Repositories socgen

reg actual;

parameter       EXTEST=4'b0000;

parameter       SAMPLE=4'b0001;

parameter       HIGHZ_MODE=4'b0010;

parameter       CHIP_ID_ACCESS=4'b0011;

parameter       CLAMP=4'b1000;

parameter       RPC_DATA=4'b1010;

parameter       RPC_ADD=4'b1001;

parameter       BYPASS=4'b1111;

parameter       INST_RETURN=4'b1101;

initial

begin

$display("              ");

$display("              ===================================================");

$display("              Test Start");

$display("              ===================================================");

$display("              ");

test.cg.next(2);

test.jtag_model.enable_tclk;

test.cg.next(20);

test.cg.next(20);

test.jtag_model.enable_trst_n;

test.jtag_model.enable_reset;

test.jtag_model.init;

test.cg.next(10);

test.jtag_model.LoadTapInst(EXTEST,INST_RETURN);

                Shift_Cmp_64(64'h1248124812481248,64'h0000000000000000   );

test.cg.next(100);

test.jtag_model.LoadTapInst(SAMPLE,INST_RETURN);

                Shift_Cmp_64(64'h0000000000000000,64'h0000000000000000);

test.cg.next(100);

test.jtag_model.LoadTapInst(CLAMP,INST_RETURN);

                Shift_Cmp_64(64'h0800000002100010,64'h1000000004200020);

test.cg.next(100);

test.cg.exit;

end

task automatic  Shift_Cmp_64;    // Initialize boundary register with outputs disabled

                         // This tasks starts at RT_IDLE and ends at SHIFT_DR

  parameter [15:0] LENGTH =  64;

  input [LENGTH:1]  Dataout;

  input [LENGTH:1]  DataExp;

  integer i;

  reg [LENGTH:1]  DataBack;

  begin

    test.jtag_model.Clk_bit(1'b1,1'b0,actual);// Transition from RT_IDLE to SELECT_DR

    test.jtag_model.Clk_bit(1'b0,1'b0,actual);// Transition from SELECT_DR to CAPTURE_DR

    test.jtag_model.Clk_bit(1'b0,1'b0,actual);// Transition from CAPTURE_DR to SHIFT_DR

    for (i = 1; i <= LENGTH; i = i+1)

       test.jtag_model.Clk_bit((i==LENGTH),Dataout[i],DataBack[i]);

    $display  ("%t  %m    Shift_data_register    wr-%h  exp-%h rd-%h    ",$realtime,Dataout,DataExp,DataBack  );

   if (DataBack  !== DataExp )

   begin

   test.cg.fail  (" Shift_cmp  receive error  ");

   end

    test.jtag_model.Clk_bit(1'b1,1'b0,actual);//Transition from EXIT1-DR to UPDATE-DR

    test.jtag_model.Clk_bit(1'b0,1'b0,actual);// Transition from UPDATE-DR to IDLE

  end

endtask // ShiftRegister