OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [lifo/] [rtl/] [xml/] [cde_lifo_def.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
lifo
15
def  default
16
 
17
 
18
 
19
20
 
21
 
22
 
23
 
24
 
25
 
26
27
 
28
 
29
 
30
31
 
32
   
33
      fs-sim
34
 
35
 
36
      
37
        dest_dir
38
        ../verilog/
39
        verilogSourcelibraryDir
40
      
41
 
42
  
43
 
44
 
45
   
46
      fs-syn
47
 
48
      
49
      dest_dir
50
        ../verilog/
51
        verilogSourcelibraryDir
52
      
53
 
54
 
55
 
56
   
57
 
58
 
59
    
60
 
61
      fs-lint
62
      
63
        dest_dir
64
        ../verilog/
65
        verilogSourcelibraryDir
66
      
67
 
68
    
69
 
70
 
71
 
72
 
73
74
 
75
 
76
 
77
 
78
 
79
 
80
 
81
82
       
83
 
84
              
85
              Hierarchical
86
 
87
              
88
                                   spirit:library="cde"
89
                                   spirit:name="lifo"
90
                                   spirit:version="def.design"/>
91
              
92
 
93
 
94
 
95
              
96
              sim:*Simulation:*
97
 
98
              Verilog
99
              
100
                     
101
                            fs-sim
102
                     
103
              
104
 
105
              
106
              syn:*Synthesis:*
107
 
108
              Verilog
109
              
110
                     
111
                            fs-syn
112
                     
113
              
114
 
115
       
116
              doc
117
              
118
              
119
                                   spirit:library="Testbench"
120
                                   spirit:name="toolflow"
121
                                   spirit:version="documentation"/>
122
              
123
              :*Documentation:*
124
              Verilog
125
              
126
 
127
 
128
 
129
 
130
      
131
 
132
 
133
 
134
135
WIDTH8
136
SIZE2
137
WORDS4
138
139
 
140
141
 
142
clk
143
wire
144
in
145
146
 
147
reset
148
wire
149
in
150
151
 
152
push
153
wire
154
in
155
156
 
157
pop
158
wire
159
in
160
161
 
162
 
163
 
164
 
165
din
166
wire
167
in
168
WIDTH-10
169
170
 
171
 
172
dout
173
reg
174
out
175
WIDTH-10
176
177
 
178
 
179
 
180
181
 
182
183
 
184
 
185
 
186
 
187
 
188
 
189
 
190
 
191
 
192
 
193
 
194
 
195
 
196

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.