OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [sim/] [testbenches/] [xml/] [cde_mult_generic_lint.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
mult
15
generic_lint
16
 
17
 
18
 
19
 
20 133 jt_eaton
21 131 jt_eaton
 
22 133 jt_eaton
23
  elab_verilog
24
  103.0
25
  none
26
  :*Simulation:*
27
>
28
  ./tools/verilog/elab_verilog
29
    
30
    
31
      configuration
32
      default
33
    
34
    
35
      dest_dir
36
      io_ports
37
    
38
  
39
40 131 jt_eaton
 
41 133 jt_eaton
42
  gen_design
43
  103.0
44
  none
45
  :*Simulation:*
46
>
47
  ./tools/verilog/gen_design
48
    
49
    
50
      dest_dir
51
      io_ports
52
    
53
  
54
55 131 jt_eaton
 
56 133 jt_eaton
57 131 jt_eaton
 
58
 
59
 
60 133 jt_eaton
 
61
 
62
 
63
 
64 131 jt_eaton
65
       
66
 
67
 
68
              
69
              Dut
70
              
71
              
72
                                   spirit:library="cde"
73
                                   spirit:name="mult"
74
                                   spirit:version="generic_dut.params"/>
75
 
76
              
77
              
78
 
79
              
80
              lint
81
              :*Lint:*
82
              Verilog
83
              fs-lint
84
              
85
 
86
 
87
              
88
              rtl_check
89
              
90
              
91
                                   spirit:library="Testbench"
92
                                   spirit:name="toolflow"
93
                                   spirit:version="rtl_check"/>
94
              
95
              
96
 
97
      
98
 
99
 
100
 
101
 
102
103
 
104
 
105
 
106
 
107
 
108
 
109
 
110
 
111
 
112
 
113
114
 
115
 
116
   
117
      fs-common
118
 
119
 
120
   
121
 
122
 
123
 
124
 
125
 
126
 
127
   
128
      fs-lint
129
 
130
 
131
 
132
 
133
      
134
        
135
        ../verilog/lint/mult_generic_lint
136
        verilogSource
137
        module
138
      
139
 
140
 
141
   
142
 
143
 
144
 
145
 
146
 
147
148
 
149
 
150
 
151
 
152

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.