URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [sim/] [testbenches/] [xml/] [cde_mult_ord_r4_tb.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log





xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
 
opencores.org
cde
mult
ord_r4_tb
 
 
 

 
 
 
 

  gen_verilog
  104.0
  none
  common
  ./tools/verilog/gen_verilog
  
    
      configuration
      mult_ord_r4_tb
    
    
      destination
      top.ord_r4_tb
    
    
      dest_dir
      ../verilog
    
    
      top
    
  

 
 
 
 

 
 
 
 
 
 
 
 

       
 
 
 
              
              Params
              
              
                                   spirit:library="cde"
                                   spirit:name="mult"
                                   spirit:version="ord_r4_dut.params"/>
             
              
 
 
 
 
              
              Bfm
              
                                   spirit:library="cde"
                                   spirit:name="mult"
                                   spirit:version="bfm.design"/>
              
 
 
 
              
              icarus
              
              
                                   spirit:library="Testbench"
                                   spirit:name="toolflow"
                                   spirit:version="icarus"/>
              
              
 
 
 
 
              
              commoncommon
              Verilog
              
                     
                            fs-common
                     
              
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
 
 
              
              lint:*Lint:*
              Verilog
              
                     
                            fs-lint
                     
              
 
      
 
 
 
 
 

 
 
 
 

 
 
   
      fs-common
 
      
        
        ../verilog/top
        verilogSourcefragment
      
 
   
 
   
      fs-sim
 
      
        
        ../verilog/common/top.ord_r4_tb
        verilogSourcemodule
      
 
 
   
 
 
   
      fs-lint
 
      
        
        ../verilog/synthesys
        verilogSourceinclude
      
 
 
      
        
        ../verilog/common/top.ord_r4_tb
        verilogSourcemodule
      
 
 
 
   
 
 
 
 

 
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
5
6			`xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"`
7			`xmlns:socgen="http://opencores.org"`
8			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
9			`xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009`
10			`http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">`
11
12			`opencores.org`
13			`cde`
14			`mult`
15			`ord_r4_tb`
16
17
18
19
20
21
22
23
24
25			`gen_verilog`
26			`104.0`
27			`none`
28			`common`
29			`./tools/verilog/gen_verilog`
30
31
32			`configuration`
33			`mult_ord_r4_tb`
34
35
36			`destination`
37			`top.ord_r4_tb`
38
39
40			`dest_dir`
41			`../verilog`
42
43
44			`top`
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67			`Params`
68
69
70			`spirit:library="cde"`
71			`spirit:name="mult"`
72			`spirit:version="ord_r4_dut.params"/>`
73
74
75
76
77
78
79
80			`Bfm`
81
82			`spirit:library="cde"`
83			`spirit:name="mult"`
84			`spirit:version="bfm.design"/>`
85
86
87
88
89
90			`icarus`
91
92
93			`spirit:library="Testbench"`
94			`spirit:name="toolflow"`
95			`spirit:version="icarus"/>`
96
97
98
99
100
101
102
103			`commoncommon`
104			`Verilog`
105
106
107			`fs-common`
108
109
110
111
112			`sim:Simulation:`
113			`Verilog`
114
115
116			`fs-sim`
117
118
119
120
121
122
123			`lint:Lint:`
124			`Verilog`
125
126
127			`fs-lint`
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146			`fs-common`
147
148
149
150			`../verilog/top`
151			`verilogSourcefragment`
152
153
154
155
156
157			`fs-sim`
158
159
160
161			`../verilog/common/top.ord_r4_tb`
162			`verilogSourcemodule`
163
164
165
166
167
168
169
170			`fs-lint`
171
172
173
174			`../verilog/synthesys`
175			`verilogSourceinclude`
176
177
178
179
180
181			`../verilog/common/top.ord_r4_tb`
182			`verilogSourcemodule`
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [sim/] [testbenches/] [xml/] [cde_mult_ord_r4_tb.xml] - Blame information for rev 131