OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [pad/] [rtl/] [xml/] [cde_pad_tri_dig.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
pad
15
tri_dig  default
16
 
17
18
 
19
 pad_ring
20
  
21
  
22
  
23
    
24
      
25
        PAD_out
26
        PAD
27
      
28
 
29
    
30
 
31
 
32
 
33
 
34
 pad
35
  
36
  
37
  
38
    
39
      
40
        pad_out
41
        pad_out
42
      
43
      
44
        pad_oe
45
        pad_oe
46
      
47
 
48
    
49
 
50
 
51
52
 
53
 
54
 
55
56
       
57
 
58
              
59
              sim:*Simulation:*
60
              Verilog
61
              
62
                     
63
                            fs-sim
64
                     
65
              
66
 
67
              
68
              syn:*Synthesis:*
69
              Verilog
70
              
71
                     
72
                            fs-syn
73
                     
74
              
75
 
76
 
77
              
78
              doc
79
              
80
              
81
                                   spirit:library="Testbench"
82
                                   spirit:name="toolflow"
83
                                   spirit:version="documentation"/>
84
              
85
              :*Documentation:*
86
              Verilog
87
              
88
 
89
 
90
      
91
 
92
 
93
 
94
 
95
96
 
97
PAD
98
wire
99
inout
100
101
 
102
pad_out
103
wire
104
in
105
106
 
107
pad_oe
108
wire
109
in
110
111
 
112
 
113
 
114
 
115
 
116
117
 
118
119
 
120
 
121
 
122
 
123
 
124
 
125
 
126
127
 
128
   
129
      fs-sim
130
 
131
       
132
        dest_dir
133
        ../verilog/
134
        verilogSourcelibraryDir
135
      
136
 
137
  
138
 
139
 
140
   
141
      fs-syn
142
 
143
      
144
        dest_dir
145
        ../verilog/
146
        verilogSourcelibraryDir
147
      
148
 
149
 
150
 
151
   
152
 
153
 
154
    
155
 
156
      fs-lint
157
      
158
        dest_dir
159
        ../verilog/
160
        verilogSourcelibraryDir
161
      
162
 
163
    
164
 
165
 
166
 
167
 
168
 
169
170
 
171
 
172
 
173
 
174
 
175
 
176
 
177

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.