OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [reg/] [rtl/] [xml/] [cde_reg_rst.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
2
5
6
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
10
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
11
 
12
opencores.org
13
cde
14
reg
15
rst
16
 
17
 
18
19
 
20
 
21
22
  gen_verilog_sim
23
  104.0
24
  none
25
  :*Simulation:*
26
  tools/verilog/gen_verilog
27
    
28
    
29
      destination
30
      reg_rst
31
    
32
  
33
34
 
35
 
36
37
  gen_verilog_syn
38
  104.0
39
  none
40
  :*Synthesis:*
41
  tools/verilog/gen_verilog
42
    
43
    
44
      destination
45
      reg_rst
46
    
47
  
48
49
 
50
 
51
 
52
 
53
54
  gen_verilogLib_sim
55
  105.0
56
  none
57
  :*Simulation:*
58
  tools/verilog/gen_verilogLib
59
    
60
    
61
      dest_dir
62
      ../views
63
    
64
    
65
      view
66
      sim
67
    
68
  
69
70
 
71
 
72
 
73
74
  gen_verilogLib_syn
75
  105.0
76
  none
77
  :*Synthesis:*
78
  tools/verilog/gen_verilogLib
79
    
80
    
81
      dest_dir
82
      ../views
83
    
84
    
85
      view
86
      syn
87
    
88
  
89
90
 
91
 
92
 
93
94
 
95
 
96
 
97
 
98
 
99
 
100
 
101
 
102
 
103
104
 
105
   
106
      fs-sim
107
 
108
       
109
        ../verilog/logic_rst
110
        verilogSourcefragment
111
      
112
 
113
 
114
      
115
        ../verilog/copyright
116
        verilogSourceinclude
117
      
118
 
119
 
120
      
121
        ../verilog/sim/reg_rst
122
        verilogSourcemodule
123
      
124
 
125
 
126
 
127
      
128
        dest_dir
129
        ../views/sim/
130
        verilogSourcelibraryDir
131
      
132
 
133
  
134
 
135
 
136
   
137
      fs-syn
138
 
139
 
140
       
141
        ../verilog/logic_rst
142
        verilogSourcefragment
143
      
144
 
145
 
146
      
147
        ../verilog/copyright
148
        verilogSourceinclude
149
      
150
 
151
 
152
      
153
        ../verilog/sim/reg_rst
154
        verilogSourcemodule
155
      
156
 
157
 
158
 
159
 
160
      
161
        dest_dir
162
        ../views/syn/
163
        verilogSourcelibraryDir
164
      
165
 
166
 
167
 
168
   
169
 
170
 
171
    
172
 
173
      fs-lint
174
      
175
        dest_dir
176
        ../views/syn/
177
        verilogSourcelibraryDir
178
      
179
 
180
    
181
 
182
 
183
 
184
 
185
 
186
187
 
188
 
189
 
190
 
191
 
192
 
193
 
194
195
       
196
 
197
 
198
              
199
              sim:*Simulation:*
200
              Verilog
201
              
202
                     
203
                            fs-sim
204
                     
205
              
206
 
207
              
208
              syn:*Synthesis:*
209
              Verilog
210
              
211
                     
212
                            fs-syn
213
                     
214
              
215
 
216
 
217
            
218
              doc
219
              
220
              
221
                                   ipxact:library="Testbench"
222
                                   ipxact:name="toolflow"
223
                                   ipxact:version="documentation"/>
224
              
225
              :*Documentation:*
226
              Verilog
227
              
228
 
229
 
230
 
231
 
232
      
233
 
234
 
235
 
236
 
237
238
 
239
D
240
wire
241
in
242
243
 
244
clk
245
wire
246
in
247
248
 
249
reset_n
250
wire
251
in
252
253
 
254
 
255
 
256
Q
257
reg
258
out
259
260
 
261
 
262
 
263
 
264
 
265
266
 
267
268
 
269
 
270
 
271
 
272
 
273
 
274
 
275
 
276
 
277
278
 
279
 
280
281
 
282
283
 geda-project.org
284
 symbols
285
 gates
286
 def
287
 reg
288
 0
289
 300
290
291
 
292
 
293
 
294
 
295
 
296
297
 geda-project.org
298
 symbols
299
 pins
300
 def
301
 reset
302
 0
303
 0
304
 reset_n
305
0
306
307
 
308
 
309
310
 geda-project.org
311
 symbols
312
 pins
313
 def
314
 in_wire
315
 0
316
 700
317
 clk
318
0
319
320
 
321
 
322
 
323
 
324
 
325
326
refdes
327
U?
328
1200
329
2200
330
5
331
10
332
1
333
1
334
2
335
336
 
337
338
module_name
339
cde_reg_rst
340
400
341
0
342
5
343
10
344
0
345
1
346
2
347
348
 
349
350
vendor
351
opencores.org
352
0
353
-200
354
0
355
10
356
0
357
0
358
0
359
360
 
361
362
library
363
cde
364
0
365
-300
366
0
367
10
368
0
369
0
370
0
371
372
 
373
 
374
375
component
376
reg
377
0
378
-400
379
0
380
10
381
0
382
0
383
0
384
385
 
386
 
387
 
388
389
version
390
rst
391
0
392
-500
393
0
394
10
395
0
396
0
397
0
398
399
 
400
 
401
 
402
 
403
 
404
 
405
 
406
 
407
408
 
409
410
cde_reg_rst
411
 
412
 
413
 
414
415
 geda-project.org
416
 symbols
417
 pins
418
 def
419
 in_wire
420
 0
421
 1700
422
 D
423
 1
424
425
 
426
 
427
 
428
 
429
 
430
431
 geda-project.org
432
 symbols
433
 pins
434
 def
435
 out_wire
436
 1300
437
 1700
438
 Q
439
 1
440
441
 
442
 
443
444
 
445
 
446
 
447
448
vector
449
 
450
 
451
 
452
453
 geda-project.org
454
 symbols
455
 pins
456
 def
457
 in_bus
458
 0
459
 1700
460
 D
461
 1
462
463
 
464
 
465
 
466
 
467
 
468
469
 geda-project.org
470
 symbols
471
 pins
472
 def
473
 out_bus
474
 1300
475
 1700
476
 Q
477
 1
478
479
 
480
 
481
482
 
483
 
484
 
485
 
486
 
487
 
488
489
 
490
 
491
492
493
 
494
 
495
 
496
 
497
 
498
 
499

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.