OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [serial/] [sim/] [testbenches/] [xml/] [cde_serial_both_tb.xml] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
serial
15
both_tb
16
 
17
 
18
 
19
20
 
21
 
22
 
23
 
24
25
  gen_verilog
26
  104.0
27
  none
28
  common
29
  ./tools/verilog/gen_verilog
30
  
31
    
32
      destination
33 134 jt_eaton
      serial_both_tb
34 131 jt_eaton
    
35
  
36
37
 
38
 
39
 
40
41
 
42
 
43
 
44
 
45
 
46
 
47
 
48
 
49
 
50
51
 
52
       
53
 
54
              
55
              Params
56
              
57
              
58
                                   spirit:library="cde"
59
                                   spirit:name="serial"
60
                                   spirit:version="both_dut.params"/>
61
              
62
              
63
 
64
 
65
 
66
              
67
              icarus
68
              
69
              
70
                                   spirit:library="Testbench"
71
                                   spirit:name="toolflow"
72
                                   spirit:version="icarus"/>
73
              
74
              
75
 
76
 
77
 
78
 
79
              
80
              commoncommon
81
              Verilog
82
              
83
                     
84
                            fs-common
85
                     
86
              
87
 
88
 
89
              
90
              sim:*Simulation:*
91
              Verilog
92
              
93
                     
94
                            fs-sim
95
                     
96
              
97
 
98
 
99
 
100
              
101
              lint:*Lint:*
102
              Verilog
103
              
104
                     
105
                            fs-lint
106
                     
107
              
108
 
109
 
110
 
111
 
112
 
113
      
114
 
115
 
116
 
117
 
118
119
 
120
 
121
 
122
123
 
124
 
125
 
126
   
127
      fs-common
128
 
129
 
130
 
131
      
132
        
133
        ../verilog/both.tb
134
        verilogSourcefragment
135
      
136
 
137
   
138
 
139
 
140
 
141
 
142
 
143
 
144
   
145
      fs-sim
146
 
147
 
148
 
149
      
150
        
151 134 jt_eaton
        ../verilog/common/serial_both_tb
152 131 jt_eaton
        verilogSourcemodule
153
      
154
 
155
 
156
   
157
 
158
 
159
   
160
      fs-lint
161
 
162
      
163
        
164 134 jt_eaton
        ../verilog/common/serial_both_tb
165 131 jt_eaton
        verilogSourcemodule
166
      
167
 
168
 
169
 
170
 
171
 
172
   
173
 
174
 
175
 
176
 
177
 
178
179
 
180
 
181
 
182
 
183

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.