OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [serial/] [sim/] [testbenches/] [xml/] [cde_serial_rcvr_lint.xml] - Blame information for rev 131

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
serial
15
rcvr_lint
16
 
17
 
18
 
19
 
20
 
21
 
22
 
23
24
 
25
       
26
 
27
 
28
              
29
              Dut
30
              
31
              
32
                                   spirit:library="cde"
33
                                   spirit:name="serial"
34
                                   spirit:version="rcvr_dut.params"/>
35
              
36
              
37
 
38
              
39
              lint
40
              :*Lint:*
41
              Verilog
42
              fs-lint
43
              
44
 
45
 
46
 
47
              
48
              rtl_check
49
              
50
              
51
                                   spirit:library="Testbench"
52
                                   spirit:name="toolflow"
53
                                   spirit:version="rtl_check"/>
54
              
55
              
56
 
57
      
58
 
59
 
60
 
61
 
62
63
 
64
 
65
 
66
 
67
 
68
 
69
 
70
71
 
72
 
73
 
74
   
75
      fs-lint
76
      
77
        
78
        ../verilog/lint/serial_rcvr_lint
79
        verilogSource
80
        module
81
      
82
 
83
 
84
 
85
   
86
 
87
 
88
 
89
 
90
91
 
92
 
93
 
94
 
95
 
96
 
97
 
98

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.