OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [serial/] [sim/] [testbenches/] [xml/] [cde_serial_xmit_lint.xml] - Blame information for rev 133

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
10
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
11
 
12
opencores.org
13
cde
14
serial
15
xmit_lint
16
 
17
 
18
 
19
 
20 133 jt_eaton
21 131 jt_eaton
 
22 133 jt_eaton
23
  elab_verilog
24
  103.0
25
  none
26
  :*Simulation:*
27
>
28
  ./tools/verilog/elab_verilog
29
    
30
    
31
      configuration
32
      default
33
    
34
    
35
      dest_dir
36
      io_ports
37
    
38
  
39
40 131 jt_eaton
 
41 133 jt_eaton
42
  gen_design
43
  103.0
44
  none
45
  :*Simulation:*
46
>
47
  ./tools/verilog/gen_design
48
    
49
    
50
      dest_dir
51
      io_ports
52
    
53
  
54
55 131 jt_eaton
 
56 133 jt_eaton
57
 
58
 
59
 
60
 
61 131 jt_eaton
62
 
63
       
64
 
65
              
66
              Dut
67
              
68
              
69
                                   spirit:library="cde"
70
                                   spirit:name="serial"
71
                                   spirit:version="xmit_dut.params"/>
72
              
73
              
74
 
75
 
76
              
77
              lint
78
              :*Lint:*
79
              Verilog
80
              fs-lint
81
              
82
 
83
 
84
              
85
              rtl_check
86
              
87
              
88
                                   spirit:library="Testbench"
89
                                   spirit:name="toolflow"
90
                                   spirit:version="rtl_check"/>
91
              
92
              
93
 
94
      
95
 
96
97
 
98
 
99
 
100
 
101
102
 
103
 
104
 
105
   
106
      fs-lint
107
      
108
        
109
        ../verilog/lint/serial_xmit_lint
110
        verilogSource
111
        module
112
      
113
 
114
 
115
   
116
 
117
 
118
 
119
120
 
121
 
122
 
123
 
124
 
125
 
126

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.