OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [data_fig3.sch] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 56 jt_eaton
v 20100214 2
2 81 jt_eaton
C 42300 22100 1 0 0 frame_800x600.sym
3
B 42800 27000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
4
B 42800 26700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
5
B 42800 26000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
6
B 42800 25700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
7
B 42800 25400 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
8
T 42600 28400 9 10 1 0 0 0 1
9
COMPONENT Database
10
T 42600 28000 9 10 1 0 0 0 1
11
COMPONENT
12
T 42900 27100 9 10 1 0 0 0 1
13
FSM1
14
T 42700 27400 9 10 1 0 0 0 1
15
FSM
16
T 42900 26800 9 10 1 0 0 0 1
17
FSM2
18
T 42900 26100 9 10 1 0 0 0 1
19
top.v
20
T 42700 26400 9 10 1 0 0 0 1
21
VERILOG
22
T 42900 25800 9 10 1 0 0 0 1
23
rtl1.v
24
T 42900 25500 9 10 1 0 0 0 1
25
rtl2.v
26
B 42800 24600 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
27
B 42800 24300 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
28
B 42800 24000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
29
T 42900 24700 9 10 1 0 0 0 1
30
VAR/define.v
31
T 42700 25000 9 10 1 0 0 0 1
32
VARIANTS
33
T 42900 24400 9 10 1 0 0 0 1
34
VAR1/define.v
35
T 42900 24100 9 10 1 0 0 0 1
36
VAR2/define.v
37
T 42500 27700 9 10 1 0 0 0 1
38
RTL
39
B 42600 22400 2000 5200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
40
B 45200 27000 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
41
B 45200 24600 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
42
B 45200 24300 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
43
B 45200 24000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
44
B 44900 23900 1900 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
45
T 45300 27100 9 10 1 0 0 0 1
46
VAR1_PROG2
47
T 45100 27400 9 10 1 0 0 0 1
48
RUN
49
T 45300 26800 9 10 1 0 0 0 1
50
VAR2_PROG1
51
T 45300 26500 9 10 1 0 0 0 1
52
VAR1_TST1
53
T 45300 26200 9 10 1 0 0 0 1
54
VAR2_TST1
55
T 45300 25900 9 10 1 0 0 0 1
56
VAR_TST2
57
T 45300 24700 9 10 1 0 0 0 1
58
VAR
59
T 45100 25000 9 10 1 0 0 0 1
60
COV
61
T 45300 24400 9 10 1 0 0 0 1
62
VAR1
63
T 45300 24100 9 10 1 0 0 0 1
64
VAR2
65
T 44900 27700 9 10 1 0 0 0 1
66
SIM
67
B 45200 26700 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
68
B 45200 26400 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
69
B 45200 26100 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
70
B 45200 25800 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
71
B 47000 23900 2100 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
72
T 47100 27100 9 10 1 0 0 0 1
73
TRG1_VAR1_PROG2
74
T 47000 27700 9 10 1 0 0 0 1
75
SYN
76
T 47100 26800 9 10 1 0 0 0 1
77
TRG1_VAR2_PROG2
78
T 47100 26500 9 10 1 0 0 0 1
79
TRG1_VAR3_PROG2
80
T 47100 26200 9 10 1 0 0 0 1
81
TRG2_VAR1_PROG2
82
T 47100 25900 9 10 1 0 0 0 1
83
TRG2_VAR2_PROG1
84
B 42800 23300 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
85
B 42800 23000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
86
B 42800 22700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
87
T 42900 23400 9 10 1 0 0 0 1
88
VAR.xml
89
T 42700 23700 9 10 1 0 0 0 1
90
XML
91
T 42900 23100 9 10 1 0 0 0 1
92
VAR1.xml
93
T 42900 22800 9 10 1 0 0 0 1
94
VAR2.xml
95
T 47000 23500 9 10 1 0 0 0 1
96
DOCS
97
B 47000 22600 2100 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
98
B 44900 22600 1900 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
99
T 44800 23500 9 10 1 0 0 0 1
100
GEN
101
B 45000 23000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
102
B 45000 22700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
103
T 45100 23100 9 10 1 0 0 0 1
104
sim/files.v
105
T 45100 22800 9 10 1 0 0 0 1
106
syn.files.v
107
B 47100 27000 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
108
B 47100 26700 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
109
B 47100 26400 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
110
B 47100 26100 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
111
B 47100 25800 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.