OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [data_fig3.sch] - Blame information for rev 65

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 56 jt_eaton 
v 20100214 2
2 
C 42600 22000 1 0 0 frame_800x600.sym
3 
B 49500 27200 900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
4 
B 42900 22200 6000 5800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
5 
T 49500 27300 9 10 1 0 0 0 1
6 
Serial Uart
7 
T 49500 26700 9 10 1 0 0 0 1
8 
VGA Display
9 
T 49600 26200 9 10 1 0 0 0 1
10 
PS2 Mouse
11 
T 49600 25600 9 10 1 0 0 0 1
12 
Switches
13 
T 49700 25100 9 10 1 0 0 0 1
14 
Leds
15 
T 49500 24500 9 10 1 0 0 0 1
16 
Push Buttons
17 
T 49500 23900 9 10 1 0 0 0 1
18 
7 Seg display
19 
T 49500 23100 9 10 1 0 0 0 1
20 
I/O connectors
21 
B 49500 25500 900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
22 
B 49500 25000 900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
23 
B 49500 26600 1100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
24 
B 49500 26100 1100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
25 
B 49500 24400 1100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
26 
B 49500 23800 1100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
27 
B 49500 23000 1200 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
28 
T 43000 28400 9 10 1 0 0 0 1
29 
System
30 
T 43100 27600 9 10 1 0 0 0 1
31 
PCA  (Nexys2)
32 
T 43400 26900 9 10 1 0 0 0 1
33 
Targeted Component  (Xilinx Spartan 3E-500 FG320)
34 
B 43200 22600 5400 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
35 
B 43500 23100 4800 3500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
36 
T 43800 26200 9 10 1 0 0 0 1
37 
Padring
38 
T 44100 25700 9 10 1 0 0 0 1
39 
Core
40 
T 44300 25200 9 10 1 0 0 0 1
41 
Component
42 
B 43800 23500 4200 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
43 
B 44100 23800 3600 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
44 
B 44400 24200 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
45 
B 45500 24200 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
46 
B 46600 24200 800 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
47 
T 44500 24800 9 10 1 0 0 0 1
48 
comp
49 
T 45600 24800 9 10 1 0 0 0 1
50 
comp
51 
T 46700 24800 9 10 1 0 0 0 1
52 
comp
53 
B 44500 27400 500 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
54 
B 45500 27400 500 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
55 
B 46500 27400 600 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
56 
B 47500 27400 500 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
57 
T 44600 27600 9 10 1 0 0 0 1
58 
IC
59 
T 45600 27600 9 10 1 0 0 0 1
60 
IC
61 
T 46600 27600 9 10 1 0 0 0 1
62 
IC
63 
T 47600 27600 9 10 1 0 0 0 1
64 
IC
65 
L 48900 27400 49500 27400 3 0 0 0 -1 -1
66 
L 48900 26800 49500 26800 3 0 0 0 -1 -1
67 
L 48900 26300 49500 26300 3 0 0 0 -1 -1
68 
L 48900 25700 49500 25700 3 0 0 0 -1 -1
69 
L 48900 25200 49500 25200 3 0 0 0 -1 -1
70 
L 48900 24600 49500 24600 3 0 0 0 -1 -1
71 
L 48900 24000 49500 24000 3 0 0 0 -1 -1
72 
L 48900 23200 49500 23200 3 0 0 0 -1 -1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.