OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [fund_reset_fig5.sch] - Blame information for rev 124

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 120 jt_eaton
v 20110115 2
2
B 53200 41500 11500 8400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
3
C 54300 42300 1 0 0 reg_rst.sym
4
{
5
T 56100 44100 5 10 0 0 0 0 1
6
device=REGISTER_RST
7
T 55600 44300 5 10 1 1 0 6 1
8
refdes=U?
9
}
10
T 54400 44700 9 10 1 0 0 0 3
11
ACTIVE LOW
12
RESET TO
13
COMPONENT
14
N 55900 43900 61400 43900 4
15
T 53900 45400 9 25 1 0 0 0 1
16
Soft Reset
17
N 55100 42300 55100 41900 4
18
N 55100 41900 53700 41900 4
19
T 60900 42100 9 25 1 0 0 0 2
20
Reset Style #4
21
Sync with Backup
22
C 59200 46200 1 0 0 reg.sym
23
{
24
T 61000 48000 5 10 0 0 0 0 1
25
device=REGISTER
26
T 60500 48200 5 10 1 1 0 6 1
27
refdes=U?
28
}
29
C 57200 47500 1 0 0 and2-1.sym
30
{
31
T 57600 47400 5 10 1 1 0 2 1
32
refdes=U?
33
T 57600 47600 5 8 0 0 0 0 1
34
device=and
35
}
36
C 61400 47300 1 0 0 and2-1.sym
37
{
38
T 61800 47200 5 10 1 1 0 2 1
39
refdes=U?
40
T 61800 47400 5 8 0 0 0 0 1
41
device=and
42
}
43
N 60800 47800 61400 47800 4
44
N 59200 47800 58500 47800 4
45
N 57200 47600 57100 47600 4
46
N 57100 43900 57100 47600 4
47
N 61400 47400 61400 43900 4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.