OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [naming_guide_1.sch] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 19 jt_eaton 
v 20100214 2
2 
C 4500 6100 1 0 0 frame_800x600.sym
3 
T 6400 11800 9 10 1 0 0 0 1
4 
bank_2_eth_3_rx_sram_wdata
5 
T 10500 11500 9 10 1 0 0 0 1
6 
wdata
7 
T 5800 10800 9 10 1 0 0 0 1
8 
eth_3_rx_sram_wdata
9 
T 10300 12500 9 10 1 0 0 0 1
10 
bank_2_eth_3_rx_sram
11 
T 6000 9800 9 10 1 0 0 0 1
12 
rx_sram_wdata
13 
B 5000 7100 2400 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
14 
B 4900 7000 3500 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
15 
B 4800 6900 4900 4100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
16 
B 10400 9900 1100 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
17 
T 4900 11100 9 10 1 0 0 0 1
18 
bank_2
19 
T 5000 10100 9 10 1 0 0 0 1
20 
eth_3
21 
T 5100 8200 9 10 1 0 0 0 1
22 
rx
23 
T 6300 7900 9 10 1 0 0 0 1
24 
sram_wdata
25 
T 5200 7200 9 10 1 0 0 0 1
26 
Rcv sram interface
27 
T 7500 7200 9 10 1 0 0 0 2
28 
ethernet
29 
interface
30 
T 8600 7200 9 10 1 0 0 0 3
31 
bank of 4
32 
ethernet
33 
interfaces
34 
T 10500 10000 9 10 1 0 0 0 1
35 
SRAM
36 
L 6700 8100 6700 9700 3 0 0 0 -1 -1
37 
L 6700 10000 6700 10700 3 0 0 0 -1 -1
38 
L 6700 11000 6700 11600 3 0 0 0 -1 -1
39 
L 6700 11600 10400 11600 3 0 0 0 -1 -1
40 
L 6700 9700 6600 9500 3 0 0 0 -1 -1
41 
L 6700 9700 6800 9500 3 0 0 0 -1 -1
42 
L 6700 10700 6600 10500 3 0 0 0 -1 -1
43 
L 6700 10700 6800 10500 3 0 0 0 -1 -1
44 
L 10400 11600 10200 11700 3 0 0 0 -1 -1
45 
L 10400 11600 10200 11500 3 0 0 0 -1 -1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.