OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [reset_fig1.sch] - Blame information for rev 56

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 jt_eaton 
v 20100214 2
2 
C 58400 44700 1 0 0 frame_800x600.sym
3 
C 64300 48500 1 0 0 reg.sym
4 
{
5 
T 66100 50300 5 10 0 0 0 0 1
6 
device=REGISTER
7 
T 65600 50500 5 10 1 1 0 6 1
8 
refdes=U?
9 
}
10 
C 60400 45600 1 0 0 reg_rst.sym
11 
{
12 
T 62200 47400 5 10 0 0 0 0 1
13 
device=REGISTER_RST
14 
T 61700 47600 5 10 1 1 0 6 1
15 
refdes=U?
16 
}
17 
C 63000 49800 1 0 0 and2-1.sym
18 
{
19 
T 63400 49700 5 10 1 1 0 2 1
20 
refdes=U?
21 
T 63400 49900 5 8 0 0 0 0 1
22 
device=and
23 
}
24 
C 65900 49600 1 0 0 and2-1.sym
25 
{
26 
T 66300 49500 5 10 1 1 0 2 1
27 
refdes=U?
28 
T 66300 49700 5 8 0 0 0 0 1
29 
device=and
30 
}
31 
C 60400 48500 1 0 0 reg.sym
32 
{
33 
T 62200 50300 5 10 0 0 0 0 1
34 
device=REGISTER
35 
T 61700 50500 5 10 1 1 0 6 1
36 
refdes=U?
37 
}
38 
C 59100 49800 1 0 0 and2-1.sym
39 
{
40 
T 59500 49700 5 10 1 1 0 2 1
41 
refdes=U?
42 
T 59500 49900 5 8 0 0 0 0 1
43 
device=and
44 
}
45 
C 64300 45600 1 0 0 reg_rst.sym
46 
{
47 
T 66100 47400 5 10 0 0 0 0 1
48 
device=REGISTER_RST
49 
T 65600 47600 5 10 1 1 0 6 1
50 
refdes=U?
51 
}
52 
C 63000 46900 1 0 0 and2-1.sym
53 
{
54 
T 63400 46800 5 10 1 1 0 2 1
55 
refdes=U?
56 
T 63400 47000 5 8 0 0 0 0 1
57 
device=and
58 
}
59 
N 59100 49900 59100 48200 4
60 
N 58500 48200 65900 48200 4
61 
N 63000 48200 63000 49900 4
62 
N 65900 49700 65900 48200 4
63 
N 61200 45500 61200 45600 4
64 
N 58500 45500 65100 45500 4
65 
N 63000 45500 63000 47000 4
66 
N 65100 45600 65100 45500 4
67 
T 60300 45100 9 10 1 0 0 0 1
68 
ASYNCHRONOUS
69 
T 64900 45100 9 10 1 0 0 0 1
70 
BOTH
71 
T 60500 51000 9 10 1 0 0 0 1
72 
SYNCHRONOUS
73 
T 64400 50800 9 10 1 0 0 0 2
74 
SYNCHRONOUS
75 
 with OVERRIDE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.