OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [ver_fig1.sch] - Blame information for rev 134

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 jt_eaton
v 20100214 2
2
C 50500 14600 1 0 0 frame_800x600.sym
3
B 54300 15300 1200 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
4
B 52800 15300 800 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
5
B 51000 15300 1400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
6
T 54700 16100 9 10 1 0 0 0 1
7
DUT
8
T 52900 15700 9 10 1 0 0 0 3
9
 BFM
10
MODEL
11
 
12
T 51000 15800 9 10 1 0 0 0 2
13
 TEST_DEFINE
14
 
15
B 56300 15300 800 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
16
B 57500 15300 1400 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
17
T 56400 15700 9 10 1 0 0 0 3
18
 BFM
19
MODEL
20
 
21
T 57500 15800 9 10 1 0 0 0 2
22
 TEST_DEFINE
23
 
24
L 52400 16100 52800 16100 3 0 0 0 -1 -1
25
L 52400 16000 52800 16000 3 0 0 0 -1 -1
26
L 52800 16000 52700 15900 3 0 0 0 -1 -1
27
L 52800 16100 52700 16200 3 0 0 0 -1 -1
28
L 52400 16100 52500 16200 3 0 0 0 -1 -1
29
L 52400 16000 52500 15900 3 0 0 0 -1 -1
30
L 57100 16100 57500 16100 3 0 0 0 -1 -1
31
L 57100 16000 57500 16000 3 0 0 0 -1 -1
32
L 57500 16000 57400 15900 3 0 0 0 -1 -1
33
L 57500 16100 57400 16200 3 0 0 0 -1 -1
34
L 57100 16100 57200 16200 3 0 0 0 -1 -1
35
L 57100 16000 57200 15900 3 0 0 0 -1 -1
36
L 53600 16100 54300 16100 3 0 0 0 -1 -1
37
L 53600 16000 54300 16000 3 0 0 0 -1 -1
38
L 55500 16100 56300 16100 3 0 0 0 -1 -1
39
L 55500 16000 56300 16000 3 0 0 0 -1 -1
40
L 53600 16100 53700 16200 3 0 0 0 -1 -1
41
L 53600 16000 53700 15900 3 0 0 0 -1 -1
42
L 54300 16100 54200 16200 3 0 0 0 -1 -1
43
L 54300 16000 54200 15900 3 0 0 0 -1 -1
44
L 55500 16100 55600 16200 3 0 0 0 -1 -1
45
L 55500 16000 55600 15900 3 0 0 0 -1 -1
46
L 56300 16100 56200 16200 3 0 0 0 -1 -1
47
L 56300 16000 56200 15900 3 0 0 0 -1 -1
48
B 50700 14800 8500 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
49
T 51200 17100 9 10 1 0 0 0 1
50
TEST_CASE
51
V 54700 19700 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
52
B 56400 20100 2200 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
53
T 56900 20300 9 10 1 0 0 0 1
54
LOG FILE
55
B 56400 19100 2800 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
56
T 56500 19300 9 10 1 0 0 0 1
57
VALUE CHANGE DUMP  FILE
58 39 jt_eaton
L 55613 20072 56400 20300 3 0 0 0 -1 -1
59
L 55653 19452 56400 19300 3 0 0 0 -1 -1
60 27 jt_eaton
L 54700 18700 54700 17400 3 0 0 0 -1 -1
61
L 54700 18700 54600 18600 3 0 0 0 -1 -1
62
L 54700 18700 54800 18600 3 0 0 0 -1 -1
63
T 54200 19600 9 10 1 0 0 0 2
64
  VERILOG
65
SIMULATOR
66
L 56400 20300 56283 20335 3 0 0 0 -1 -1
67 39 jt_eaton
L 56400 20300 56300 20200 3 0 0 0 -1 -1
68 27 jt_eaton
L 56400 19300 56300 19400 3 0 0 0 -1 -1
69 39 jt_eaton
L 56400 19300 56274 19243 3 0 0 0 -1 -1
70
T 51300 20500 9 10 1 0 0 0 2
71 27 jt_eaton
  COMMAND
72
LINE OPTIONS
73 39 jt_eaton
T 51400 19600 9 10 1 0 0 0 2
74 27 jt_eaton
FIRMWARE
75
BIT IMAGE
76 39 jt_eaton
T 51400 17800 9 10 1 0 0 0 2
77 28 jt_eaton
EXPECTED
78
VALUES
79 39 jt_eaton
B 51200 20300 1500 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
80
B 51200 19400 1500 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
81
B 51200 18500 1500 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
82
L 52700 20800 53821 20187 3 0 0 0 -1 -1
83
L 52700 19800 53694 19722 3 0 0 0 -1 -1
84
L 52700 19000 53757 19362 3 0 0 0 -1 -1
85
L 53766 19368 53633 19412 3 0 0 0 -1 -1
86
L 53761 19363 53687 19263 3 0 0 0 -1 -1
87
L 53816 20196 53747 20331 3 0 0 0 -1 -1
88
L 53821 20177 53672 20162 3 0 0 0 -1 -1
89
L 53701 19722 53561 19840 3 0 0 0 -1 -1
90
L 53694 19715 53554 19641 3 0 0 0 -1 -1
91 28 jt_eaton
B 56400 18100 2800 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
92 39 jt_eaton
L 55469 19065 56400 18300 3 0 0 0 -1 -1
93
L 56400 18300 56313 18439 3 0 0 0 -1 -1
94
L 56400 18300 56254 18325 3 0 0 0 -1 -1
95 28 jt_eaton
T 56500 18300 9 10 1 0 0 0 1
96
RECORDED VALUES
97 39 jt_eaton
B 51200 17600 1500 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
98
T 51400 18700 9 10 1 0 0 0 2
99 28 jt_eaton
INPUT
100
DATA
101 39 jt_eaton
L 52700 18000 53950 19050 3 0 0 0 -1 -1
102
L 53933 19058 53816 19050 3 0 0 0 -1 -1
103
L 53948 19053 53916 18906 3 0 0 0 -1 -1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.