OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [ver_fig5.sch] - Blame information for rev 39

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 39 jt_eaton 
v 20100214 2
2 
C 57800 33600 1 0 0 frame_800x600.sym
3 
B 61400 33900 2000 5500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
4 
B 58400 36700 600 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
5 
T 58500 37300 9 10 1 0 0 0 1
6 
REG
7 
L 59000 37100 61400 37100 3 0 0 0 -1 -1
8 
T 61500 39500 9 10 1 0 0 0 2
9 
RTL COMP
10 
DUT
11 
B 58300 38400 1400 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
12 
T 58400 38800 9 10 1 0 0 0 1
13 
CLOCK_GEN
14 
L 59700 38900 61400 38900 3 0 0 0 -1 -1
15 
L 59700 38600 61400 38600 3 0 0 0 -1 -1
16 
T 60100 39000 9 10 1 0 0 0 1
17 
CLK
18 
T 59900 38700 9 10 1 0 0 0 1
19 
RESET
20 
T 58100 37600 9 10 1 0 0 0 1
21 
SIG_1_DRV
22 
T 59900 36800 9 10 1 0 0 0 1
23 
WIRE
24 
T 59800 37200 9 10 1 0 0 0 1
25 
SIG_1
26 
B 58400 35300 600 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
27 
L 59000 35700 61400 35700 3 0 0 0 -1 -1
28 
T 58500 35900 9 10 1 0 0 0 1
29 
REG
30 
T 58100 36200 9 10 1 0 0 0 1
31 
SIG_2_DRV
32 
T 59900 35400 9 10 1 0 0 0 1
33 
WIRE
34 
T 59800 35800 9 10 1 0 0 0 1
35 
SIG_2
36 
B 58400 33800 600 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
37 
L 59000 34200 61400 34200 3 0 0 0 -1 -1
38 
T 58500 34400 9 10 1 0 0 0 1
39 
REG
40 
T 58100 34700 9 10 1 0 0 0 1
41 
SIG_3_DRV
42 
T 59900 33900 9 10 1 0 0 0 1
43 
WIRE
44 
T 59800 34300 9 10 1 0 0 0 1
45 
SIG_3
46 
T 61400 37000 9 10 1 0 0 0 1
47 
SIG_1
48 
T 61400 35600 9 10 1 0 0 0 1
49 
SIG_2
50 
T 61400 34100 9 10 1 0 0 0 1
51 
SIG_3
52 
B 64800 38800 600 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
53 
L 63400 38100 64500 38100 3 0 0 0 -1 -1
54 
T 64900 39400 9 10 1 0 0 0 1
55 
REG
56 
T 64500 39700 9 10 1 0 0 0 1
57 
SIG_4_EXP
58 
T 63800 37800 9 10 1 0 0 0 1
59 
WIRE
60 
T 63800 38200 9 10 1 0 0 0 1
61 
SIG_4
62 
B 64800 36500 600 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
63 
T 64900 37100 9 10 1 0 0 0 1
64 
REG
65 
T 64500 36200 9 10 1 0 0 0 1
66 
SIG_4_MASK
67 
B 64500 37700 1300 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
68 
T 64600 38000 9 10 1 0 0 0 1
69 
COMPARE
70 
T 66200 38000 9 10 1 0 0 0 1
71 
FAIL
72 
L 65800 38100 66100 38100 3 0 0 0 -1 -1
73 
L 66100 38100 66000 38200 3 0 0 0 -1 -1
74 
L 66100 38100 66000 38000 3 0 0 0 -1 -1
75 
L 65100 37300 65100 37700 3 0 0 0 -1 -1
76 
L 65100 37700 65000 37600 3 0 0 0 -1 -1
77 
L 65100 37700 65200 37600 3 0 0 0 -1 -1
78 
L 65100 38800 65100 38500 3 0 0 0 -1 -1
79 
L 65100 38500 65000 38600 3 0 0 0 -1 -1
80 
L 65100 38500 65200 38600 3 0 0 0 -1 -1
81 
T 62800 38000 9 10 1 0 0 0 1
82 
SIG_4
83 
T 61500 38800 9 10 1 0 0 0 1
84 
CLK
85 
T 61500 38500 9 10 1 0 0 0 1
86 
RESET

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.