OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [ip-xact/] [1685-2009/] [abstractionDefinition.xsd] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
2
62
63
    
64
    
65
    
66
    
67
    
68
    
69
        
70
            If this element is present, the
71
            existance of the port is controlled by the specified
72
            value. valid values are 'illegal', 'required' and
73
            'optional'.
74
        
75
        
76
            
77
                
78
                
79
                
80
            
81
        
82
    
83
    
84
        
85
            The service that this transactional port can provide or requires.
86
        
87
        
88
            
89
                
90
                    If this element is present, the type of access is restricted to the specified value.
91
                
92
                
93
                    
94
                        
95
                        
96
                        
97
                    
98
                
99
            
100
            
101
                
102
                    Defines the name of the transactional interface type.
103
                
104
                
105
                    
106
                        
107
                            
108
                                
109
                                    Defines that the typeName supplied for this service is implicit and a netlister should not declare this service in
110
a language specific top-level netlist 
111
                                
112
                            
113
                        
114
                    
115
                
116
            
117
            
118
        
119
    
120
    
121
        
122
            Group of elements used in a transactional port.
123
        
124
        
125
            
126
            
127
                
128
                    The service that this transactional port can provide or requires.
129
                
130
            
131
        
132
    
133
    
134
        
135
            Group of elements used in a wire port.
136
        
137
        
138
            
139
            
140
                
141
                    Number of bits required to represent this port. Absence of this element indicates unconstrained number of bits, i.e. the component will define the number of bits in this port. The logical numbering of the port starts at 0 to width-1.
142
                
143
            
144
            
145
                
146
                    If this element is present, the direction of this port is restricted to the specified value. The direction is relative to the non-mirrored interface.
147
                
148
                
149
                    
150
                        
151
                        
152
                        
153
                    
154
                
155
            
156
            
157
                
158
                    
159
                        Specifies default constraints for the enclosing wire type port. If the mirroredModeConstraints element is not defined, then these constraints applied to this port when it appears in a 'mode' bus interface or a mirrored-'mode' bus interface. Otherwise they only apply when the port appears in a 'mode' bus interface.
160
                    
161
                
162
                
163
                    
164
                        Specifies default constraints for the enclosing wire type port when it appears in a mirrored-'mode' bus interface. 
165
                    
166
                
167
            
168
        
169
    
170
    
171
        
172
            Define the ports and other information of a particular abstraction of the bus
173
        
174
        
175
            
176
                
177
                
178
                    
179
                        Reference to the busDefinition that this abstractionDefinition implements.
180
                    
181
                
182
                
183
                    
184
                        Optional name of abstraction type that this abstraction definition is compatible with. This abstraction definition may change the definitions of ports in the existing abstraction definition and add new ports, the ports in the original abstraction are not deleted but may be marked illegal to disallow their use.
185
                                This abstraction definition may only extend another abstraction definition if the bus type of this abstraction definition extends the bus type of the extended abstraction definition
186
                    
187
                
188
                
189
                    
190
                        This is a list of logical ports defined by the bus.
191
                    
192
                    
193
                        
194
                            
195
                                
196
                                    
197
                                        
198
                                            
199
                                                The assigned name of this port in bus specifications.
200
                                            
201
                                        
202
                                        
203
                                        
204
                                        
205
                                            
206
                                                Port style.
207
                                            
208
                                            
209
                                                
210
                                                    A port that carries logic or an array of logic values
211
                                                
212
                                                
213
                                                    
214
                                                        
215
                                                            
216
                                                                The type of information this port carries A wire port can carry both address and data, but may not mix this with a clock or reset
217
                                                            
218
                                                            
219
                                                                
220
                                                                    
221
                                                                        
222
                                                                            
223
                                                                                If this element is present, the port contains address information.
224
                                                                            
225
                                                                        
226
                                                                        
227
                                                                            
228
                                                                                If this element is present, the port contains data information.
229
                                                                            
230
                                                                        
231
                                                                    
232
                                                                    
233
                                                                        
234
                                                                            If this element is present, the port contains only clock information.
235
                                                                        
236
                                                                    
237
                                                                    
238
                                                                        
239
                                                                            Is this element is present, the port contains only reset information.
240
                                                                        
241
                                                                    
242
                                                                
243
                                                            
244
                                                        
245
                                                        
246
                                                            
247
                                                                Defines constraints for this port when present in a system bus interface with a matching group name.
248
                                                            
249
                                                            
250
                                                                
251
                                                                    
252
                                                                        
253
                                                                            Used to group system ports into different groups within a common bus.
254
                                                                        
255
                                                                    
256
                                                                    
257
                                                                
258
                                                            
259
                                                        
260
                                                        
261
                                                            
262
                                                                Defines constraints for this port when present in a master bus interface.
263
                                                            
264
                                                            
265
                                                                
266
                                                            
267
                                                        
268
                                                        
269
                                                            
270
                                                                Defines constraints for this port when present in a slave bus interface.
271
                                                            
272
                                                            
273
                                                                
274
                                                            
275
                                                        
276
                                                        
277
                                                            
278
                                                                
279
                                                                    Indicates the default value for this wire port.
280
                                                                
281
                                                            
282
                                                            
283
                                                        
284
                                                    
285
                                                
286
                                            
287
                                            
288
                                                
289
                                                    A port that carries complex information modeled at a high level of abstraction.
290
                                                
291
                                                
292
                                                    
293
                                                        
294
                                                            
295
                                                                The type of information this port carries A transactional port can carry both address and data information.
296
                                                            
297
                                                            
298
                                                                
299
                                                                    
300
                                                                        
301
                                                                            If this element is present, the port contains address information.
302
                                                                        
303
                                                                    
304
                                                                    
305
                                                                        
306
                                                                            If this element is present, the port contains data information.
307
                                                                        
308
                                                                    
309
                                                                
310
                                                            
311
                                                        
312
                                                        
313
                                                            
314
                                                                Defines constraints for this port when present in a system bus interface with a matching group name.
315
                                                            
316
                                                            
317
                                                                
318
                                                                    
319
                                                                        
320
                                                                            Used to group system ports into different groups within a common bus.
321
                                                                        
322
                                                                    
323
                                                                    
324
                                                                
325
                                                            
326
                                                        
327
                                                        
328
                                                            
329
                                                                Defines constraints for this port when present in a master bus interface.
330
                                                            
331
                                                            
332
                                                                
333
                                                            
334
                                                        
335
                                                        
336
                                                            
337
                                                                Defines constraints for this port when present in a slave bus interface.
338
                                                            
339
                                                            
340
                                                                
341
                                                            
342
                                                        
343
                                                    
344
                                                
345
                                            
346
                                        
347
                                        
348
                                    
349
                                
350
                            
351
                        
352
                    
353
                
354
                
355
                
356
            
357
        
358
        
359
            
360
            
361
        
362
        
363
            
364
            
365
        
366
    
367

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.