OpenCores
URL https://opencores.org/ocsvn/spacewire/spacewire/trunk

Subversion Repositories spacewire

[/] [spacewire/] [trunk/] [rtl/] [SWR_vlogcore.v] - Blame information for rev 27

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 btltz
//File name=Module name=SWR_vlogcore  2005-03-23      btltz@mail.china.com    btltz from CASIC  
2
//Description:   The SpaceWire Router top module. 
3
//Abbreviations:       
4
//Area:  
5
//Origin:    SpaceWire Std - Draft-1(Clause 9/10)of ECSS(European Cooperation for Space Standardization),ESTEC,ESA.
6
//           SpaceWire Router Requirements Specification Issue 1 Rev 5. Astrium & University of Dundee 
7
//--     TODO:
8
////////////////////////////////////////////////////////////////////////////////////
9
//
10
//
11 23 btltz
/*synthesis translate_off*/
12 2 btltz
`timescale 1ns/10ps
13 23 btltz
/*synthesis translate_on */
14
`define reset      1               // WISHBONE style reset
15
`define TOOL_NOTSUP_PORT_ARRAY  //if the tools not support port array declaration 
16
 
17
module SWR_vlogcore  #(parameter DW=10, PORTNUM=16)
18
                ( output [PORTNUM-1:0] Do,Dob, So,Sob,           //LVDS pad
19
                  input  [PORTNUM-1:0] Si,Sib, Di,Dib,             //LVDS pad.
20 2 btltz
                 output reg [3:0] gpio,
21
                                          input reset, gclk
22
                                          );
23
 
24
//////////////////
25
// Instantiations
26 23 btltz
SwitchCore  #()  inst_RoutingMatrix (
27
                                     );
28
 
29
Cfg_Ctrl   #()  inst_Cfg_Ctrl (
30
                               );
31
 
32
 
33 2 btltz
generate
34
begin:IO_PORTS
35
 genvar i;
36
 for (i=0; i<=PortNUM; i=i+1)
37
 begin:inst
38
  SPW_CODEC  inst_Link_I_n();
39
 end
40
end
41
endgenerate  //end Link Interface  1 -> PortNUM
42
 
43 23 btltz
TickCounter  #()  inst_TickCNT (
44
                                 );
45 2 btltz
 
46
 
47 23 btltz
 
48
endmodule
49
 
50
`undef reset
51
`undef TOOL_NOTSUP_PORT_ARRAY

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.