URL
https://opencores.org/ocsvn/spacewire/spacewire/trunk
[/] [spacewire/] [trunk/] [rtl/] [regFile.v] - Blame information for rev 27
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
btltz |
//File name=Module name=regFile 2005-04-07 btltz@mail.china.com btltz from CASIC
|
| 2 |
|
|
//Description: Contains status/contrl regs for CODEC
|
| 3 |
|
|
//Abbreviations:
|
| 4 |
|
|
//Origin: SpaceWire Std - Draft-1 of ECSS(European Cooperation for Space Standardization),ESTEC,ESA.
|
| 5 |
|
|
//-- TODO: Make it easy to use (but enough flexible)
|
| 6 |
|
|
////////////////////////////////////////////////////////////////////////////////////
|
| 7 |
|
|
//
|
| 8 |
|
|
//
|
| 9 |
|
|
/*synthesis translate off*/
|
| 10 |
|
|
`timescale 1ns/100ps
|
| 11 |
|
|
/*synthesis translate on */
|
| 12 |
|
|
|
| 13 |
|
|
module regFile #(parameter WIDTH=8)
|
| 14 |
|
|
();
|
| 15 |
|
|
|
| 16 |
|
|
reg [WIDTH-1:0] SPE_CTL; //transmitter speed control register
|
| 17 |
|
|
reg [WIDTH-1:0] STA_TX;
|
| 18 |
|
|
reg [WIDTH-1:0] STA_RX;
|
| 19 |
|
|
reg [WIDTH-1:0] CTL_TX;
|
| 20 |
|
|
reg [WIDTH-1:0] CTL_RX;
|
| 21 |
|
|
|
| 22 |
|
|
endmodule
|
© copyright 1999-2026
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.