| 1 |
5 |
jorisvr |
#modified version for gr-xc3s-1550-fg456 board
|
| 2 |
|
|
|
| 3 |
|
|
CONFIG stepping="0";
|
| 4 |
|
|
|
| 5 |
|
|
NET clk period = 20.000 ;
|
| 6 |
|
|
OFFSET = out : 20.000 : AFTER clk ;
|
| 7 |
|
|
OFFSET = in : 8.000 : BEFORE clk ;
|
| 8 |
|
|
|
| 9 |
|
|
NET clk3 period = 40.000 ;
|
| 10 |
|
|
|
| 11 |
|
|
NET erx_clk PERIOD = 40.000 ;
|
| 12 |
|
|
OFFSET = in : 10.000 : BEFORE erx_clk ;
|
| 13 |
|
|
NET etx_clk PERIOD = 40.000 ;
|
| 14 |
|
|
OFFSET = out : 20.000 : AFTER etx_clk ;
|
| 15 |
|
|
OFFSET = in : 10.000 : BEFORE etx_clk ;
|
| 16 |
|
|
|
| 17 |
|
|
NET usb_clkout period = 16.667;
|
| 18 |
|
|
OFFSET = out : 10.000 : AFTER usb_clkout ;
|
| 19 |
|
|
OFFSET = in : 8.000 : BEFORE usb_clkout ;
|
| 20 |
|
|
|
| 21 |
|
|
NET "clkm" TNM_NET = "clkm";
|
| 22 |
|
|
|
| 23 |
|
|
# Timing constraints between 200 MHz SpaceWire clock and system clock.
|
| 24 |
|
|
NET "spw_clkl" TNM_NET = "spwclk";
|
| 25 |
7 |
jorisvr |
TIMESPEC "TS_spwclk_to_clkm" = FROM "spwclk" TO "clkm" 4 ns DATAPATHONLY;
|
| 26 |
|
|
TIMESPEC "TS_clkm_to_spwclk" = FROM "clkm" TO "spwclk" 4 ns DATAPATHONLY;
|
| 27 |
|
|
TIMESPEC "TS_sync" = FROM FFS("*/syncdff_ff1") TO FFS("*/syncdff_ff2") 2 ns;
|
| 28 |
5 |
jorisvr |
|
| 29 |
|
|
## Input to DCM for 200 MHz SpaceWire clock can not be optimally routed.
|
| 30 |
|
|
PIN "spwclk0.CLKIN" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 31 |
|
|
|
| 32 |
|
|
##################################################################
|
| 33 |
|
|
# Enable these is you have enabled the SVGA clock generator
|
| 34 |
|
|
|
| 35 |
|
|
NET vid_clock period = 15.000 ;
|
| 36 |
|
|
NET "clk50" TNM_NET = "clk50";
|
| 37 |
|
|
NET "video_clk" TNM_NET = "video_clk";
|
| 38 |
|
|
TIMESPEC "TS_clkm_vidclk" = FROM "clkm" TO "video_clk" TIG;
|
| 39 |
|
|
TIMESPEC "TS_clk50_vidclk" = FROM "clk50" TO "video_clk" TIG;
|
| 40 |
|
|
TIMESPEC "TS_vidclk_clkm" = FROM "video_clk" TO "clkm" TIG;
|
| 41 |
|
|
|
| 42 |
|
|
##################################################################
|
| 43 |
|
|
|
| 44 |
|
|
INST "clkgen0_xc3s_v_dll0" LOC = DCM_X1Y0;
|
| 45 |
|
|
INST "clkgen0_xc3s_v_sd0_dll1" LOC = DCM_X0Y0;
|
| 46 |
|
|
INST "clkgen0_v_dll0" LOC = DCM_X1Y0;
|
| 47 |
|
|
INST "clkgen0_v_dll1" LOC = DCM_X0Y0;
|
| 48 |
|
|
INST "clkgen0/v/dll0" LOC = DCM_X1Y0;
|
| 49 |
|
|
INST "clkgen0/v/dll1" LOC = DCM_X0Y0;
|
| 50 |
|
|
INST "clkgen0/xc3s.v/dll0" LOC = DCM_X1Y0;
|
| 51 |
|
|
INST "clkgen0/xc3s.v/sd0.dll1" LOC = DCM_X0Y0;
|
| 52 |
|
|
INST "clkgen0.xc3s.v.dll0" LOC = DCM_X1Y0;
|
| 53 |
|
|
INST "clkgen0.xc3s.v.sd0.dll1" LOC = DCM_X0Y0;
|
| 54 |
|
|
|
| 55 |
|
|
# ISE/XST constraints
|
| 56 |
|
|
#NET "spw.swloop[0].sw0/rxclki" PERIOD = 10.0 ;
|
| 57 |
|
|
#NET "spw.swloop[1].sw0/rxclki" PERIOD = 10.0 ;
|
| 58 |
|
|
#NET "spw.swloop[2].sw0/rxclki" PERIOD = 10.0 ;
|
| 59 |
|
|
|
| 60 |
|
|
# ISE/SYNPLIFY constraints
|
| 61 |
|
|
#NET "spw.swloop.0.sw0/rxclki" PERIOD = 10.0 ;
|
| 62 |
|
|
#NET "spw.swloop.1.sw0/rxclki" PERIOD = 10.0 ;
|
| 63 |
|
|
#NET "spw.swloop.2.sw0/rxclki" PERIOD = 10.0 ;
|
| 64 |
|
|
|
| 65 |
|
|
INST "spw.swloop.0.sw0/grspwc0/rxclko" LOC = "SLICE_X0Y62";
|
| 66 |
|
|
INST "spw.swloop[0].sw0/grspwc0/rxclko" LOC = "SLICE_X0Y62";
|
| 67 |
|
|
INST "spw.swloop.1.sw0/grspwc0/rxclko" LOC = "SLICE_X0Y48";
|
| 68 |
|
|
INST "spw.swloop[1].sw0/grspwc0/rxclko" LOC = "SLICE_X0Y48";
|
| 69 |
|
|
INST "spw.swloop.2.sw0/grspwc0/rxclko" LOC = "SLICE_X0Y24";
|
| 70 |
|
|
INST "spw.swloop[2].sw0/grspwc0/rxclko" LOC = "SLICE_X0Y24";
|
| 71 |
|
|
INST "sw00/grspwc0/rxclko" LOC = SLICE_X0Y62;
|
| 72 |
|
|
INST "sw01/grspwc0/rxclko" LOC = SLICE_X0Y48;
|
| 73 |
|
|
INST "sw02/grspwc0/rxclko" LOC = SLICE_X0Y24;
|
| 74 |
|
|
|
| 75 |
|
|
NET "address(0)" LOC = "u16" | IOSTANDARD = LVTTL;
|
| 76 |
|
|
NET "address(1)" LOC = "u17" | IOSTANDARD = LVTTL;
|
| 77 |
|
|
NET "address(10)" LOC = "y22" | IOSTANDARD = LVTTL;
|
| 78 |
|
|
NET "address(11)" LOC = "v19" | IOSTANDARD = LVTTL;
|
| 79 |
|
|
NET "address(12)" LOC = "w19" | IOSTANDARD = LVTTL;
|
| 80 |
|
|
NET "address(13)" LOC = "w21" | IOSTANDARD = LVTTL;
|
| 81 |
|
|
NET "address(14)" LOC = "w20" | IOSTANDARD = LVTTL;
|
| 82 |
|
|
NET "address(15)" LOC = "u19" | IOSTANDARD = LVTTL;
|
| 83 |
|
|
NET "address(16)" LOC = "v20" | IOSTANDARD = LVTTL;
|
| 84 |
|
|
NET "address(17)" LOC = "v22" | IOSTANDARD = LVTTL;
|
| 85 |
|
|
NET "address(18)" LOC = "v21" | IOSTANDARD = LVTTL;
|
| 86 |
|
|
NET "address(19)" LOC = "t17" | IOSTANDARD = LVTTL;
|
| 87 |
|
|
NET "address(2)" LOC = "aa20" | IOSTANDARD = LVTTL;
|
| 88 |
|
|
NET "address(20)" LOC = "u18" | IOSTANDARD = LVTTL;
|
| 89 |
|
|
NET "address(21)" LOC = "w13" | IOSTANDARD = LVTTL;
|
| 90 |
|
|
NET "address(22)" LOC = "w14" | IOSTANDARD = LVTTL;
|
| 91 |
|
|
NET "address(23)" LOC = "u14" | IOSTANDARD = LVTTL;
|
| 92 |
|
|
NET "address(24)" LOC = "v14" | IOSTANDARD = LVTTL;
|
| 93 |
|
|
NET "address(25)" LOC = "u13" | IOSTANDARD = LVTTL;
|
| 94 |
|
|
NET "address(26)" LOC = "v13" | IOSTANDARD = LVTTL;
|
| 95 |
|
|
NET "address(27)" LOC = "y13" | IOSTANDARD = LVTTL;
|
| 96 |
|
|
NET "address(3)" LOC = "ab20" | IOSTANDARD = LVTTL;
|
| 97 |
|
|
NET "address(4)" LOC = "aa19" | IOSTANDARD = LVTTL;
|
| 98 |
|
|
NET "address(5)" LOC = "ab19" | IOSTANDARD = LVTTL;
|
| 99 |
|
|
NET "address(6)" LOC = "y21" | IOSTANDARD = LVTTL;
|
| 100 |
|
|
NET "address(7)" LOC = "y20" | IOSTANDARD = LVTTL;
|
| 101 |
|
|
NET "address(8)" LOC = "y19" | IOSTANDARD = LVTTL;
|
| 102 |
|
|
NET "address(9)" LOC = "w22" | IOSTANDARD = LVTTL;
|
| 103 |
|
|
NET "bexcn" LOC = "aa7" | IOSTANDARD = LVTTL;
|
| 104 |
|
|
NET "brdyn" LOC = "ab7" | IOSTANDARD = LVTTL;
|
| 105 |
|
|
NET "clk" LOC = "aa12" | IOSTANDARD = LVTTL;
|
| 106 |
|
|
NET "clk2" LOC = "ab12" | IOSTANDARD = LVTTL;
|
| 107 |
|
|
NET "clk3" LOC = "a11" | IOSTANDARD = LVTTL;
|
| 108 |
|
|
NET "ctsn1" LOC = "l5" | IOSTANDARD = LVTTL;
|
| 109 |
|
|
NET "ctsn2" LOC = "k3" | IOSTANDARD = LVTTL;
|
| 110 |
|
|
NET "data(0)" LOC = "n18" | IOSTANDARD = LVTTL;
|
| 111 |
|
|
NET "data(1)" LOC = "p21" | IOSTANDARD = LVTTL;
|
| 112 |
|
|
NET "data(10)" LOC = "t22" | IOSTANDARD = LVTTL;
|
| 113 |
|
|
NET "data(11)" LOC = "t19" | IOSTANDARD = LVTTL;
|
| 114 |
|
|
NET "data(12)" LOC = "t20" | IOSTANDARD = LVTTL;
|
| 115 |
|
|
NET "data(13)" LOC = "t18" | IOSTANDARD = LVTTL;
|
| 116 |
|
|
NET "data(14)" LOC = "r18" | IOSTANDARD = LVTTL;
|
| 117 |
|
|
NET "data(15)" LOC = "u20" | IOSTANDARD = LVTTL;
|
| 118 |
|
|
NET "data(16)" LOC = "aa18" | IOSTANDARD = LVTTL;
|
| 119 |
|
|
NET "data(17)" LOC = "ab18" | IOSTANDARD = LVTTL;
|
| 120 |
|
|
NET "data(18)" LOC = "ab16" | IOSTANDARD = LVTTL;
|
| 121 |
|
|
NET "data(19)" LOC = "aa15" | IOSTANDARD = LVTTL;
|
| 122 |
|
|
NET "data(2)" LOC = "p22" | IOSTANDARD = LVTTL;
|
| 123 |
|
|
NET "data(20)" LOC = "ab15" | IOSTANDARD = LVTTL;
|
| 124 |
|
|
NET "data(21)" LOC = "ab14" | IOSTANDARD = LVTTL;
|
| 125 |
|
|
NET "data(22)" LOC = "aa13" | IOSTANDARD = LVTTL;
|
| 126 |
|
|
NET "data(23)" LOC = "ab13" | IOSTANDARD = LVTTL;
|
| 127 |
|
|
NET "data(24)" LOC = "aa16" | IOSTANDARD = LVTTL;
|
| 128 |
|
|
NET "data(25)" LOC = "w16" | IOSTANDARD = LVTTL;
|
| 129 |
|
|
NET "data(26)" LOC = "v16" | IOSTANDARD = LVTTL;
|
| 130 |
|
|
NET "data(27)" LOC = "aa17" | IOSTANDARD = LVTTL;
|
| 131 |
|
|
NET "data(28)" LOC = "w17" | IOSTANDARD = LVTTL;
|
| 132 |
|
|
NET "data(29)" LOC = "v17" | IOSTANDARD = LVTTL;
|
| 133 |
|
|
NET "data(3)" LOC = "p17" | IOSTANDARD = LVTTL;
|
| 134 |
|
|
NET "data(30)" LOC = "w18" | IOSTANDARD = LVTTL;
|
| 135 |
|
|
NET "data(31)" LOC = "y18" | IOSTANDARD = LVTTL;
|
| 136 |
|
|
NET "data(4)" LOC = "p18" | IOSTANDARD = LVTTL;
|
| 137 |
|
|
NET "data(5)" LOC = "r19" | IOSTANDARD = LVTTL;
|
| 138 |
|
|
NET "data(6)" LOC = "p19" | IOSTANDARD = LVTTL;
|
| 139 |
|
|
NET "data(7)" LOC = "r21" | IOSTANDARD = LVTTL;
|
| 140 |
|
|
NET "data(8)" LOC = "r22" | IOSTANDARD = LVTTL;
|
| 141 |
|
|
NET "data(9)" LOC = "t21" | IOSTANDARD = LVTTL;
|
| 142 |
|
|
NET "emdint" LOC = "c2" | IOSTANDARD = LVTTL | PULLUP;
|
| 143 |
|
|
NET "emdio" LOC = "c4" | IOSTANDARD = LVTTL | PULLUP;
|
| 144 |
|
|
NET "erx_clk" LOC = "y11" | IOSTANDARD = LVTTL;
|
| 145 |
|
|
NET "erx_col" LOC = "f3" | IOSTANDARD = LVTTL;
|
| 146 |
|
|
NET "erx_crs" LOC = "f4" | IOSTANDARD = LVTTL;
|
| 147 |
|
|
NET "erx_dv" LOC = "e3" | IOSTANDARD = LVTTL;
|
| 148 |
|
|
NET "erx_er" LOC = "f2" | IOSTANDARD = LVTTL;
|
| 149 |
|
|
NET "erxd(0)" LOC = "e4" | IOSTANDARD = LVTTL;
|
| 150 |
|
|
NET "erxd(1)" LOC = "d4" | IOSTANDARD = LVTTL;
|
| 151 |
|
|
NET "erxd(2)" LOC = "d3" | IOSTANDARD = LVTTL;
|
| 152 |
|
|
NET "erxd(3)" LOC = "d2" | IOSTANDARD = LVTTL;
|
| 153 |
|
|
NET "emdc" LOC = "c3" | IOSTANDARD = LVTTL;
|
| 154 |
|
|
NET "etx_clk" LOC = "aa11" | IOSTANDARD = LVTTL;
|
| 155 |
|
|
NET "etx_en" LOC = "f5" | IOSTANDARD = LVTTL;
|
| 156 |
|
|
NET "etx_er" LOC = "g6" | IOSTANDARD = LVTTL;
|
| 157 |
|
|
NET "etxd(0)" LOC = "e1" | IOSTANDARD = LVTTL;
|
| 158 |
|
|
NET "etxd(1)" LOC = "e2" | IOSTANDARD = LVTTL;
|
| 159 |
|
|
NET "etxd(2)" LOC = "d1" | IOSTANDARD = LVTTL;
|
| 160 |
|
|
NET "etxd(3)" LOC = "c1" | IOSTANDARD = LVTTL;
|
| 161 |
|
|
NET "genio(0)" LOC = "m6" | IOSTANDARD = LVTTL;
|
| 162 |
|
|
NET "genio(1)" LOC = "m5" | IOSTANDARD = LVTTL;
|
| 163 |
|
|
NET "genio(10)" LOC = "t6" | IOSTANDARD = LVTTL;
|
| 164 |
|
|
NET "genio(11)" LOC = "t5" | IOSTANDARD = LVTTL;
|
| 165 |
|
|
NET "genio(12)" LOC = "v5" | IOSTANDARD = LVTTL;
|
| 166 |
|
|
NET "genio(13)" LOC = "u5" | IOSTANDARD = LVTTL;
|
| 167 |
|
|
NET "genio(14)" LOC = "w4" | IOSTANDARD = LVTTL;
|
| 168 |
|
|
NET "genio(15)" LOC = "w3" | IOSTANDARD = LVTTL;
|
| 169 |
|
|
NET "genio(16)" LOC = "y3" | IOSTANDARD = LVTTL;
|
| 170 |
|
|
NET "genio(17)" LOC = "y2" | IOSTANDARD = LVTTL;
|
| 171 |
|
|
NET "genio(18)" LOC = "y1" | IOSTANDARD = LVTTL;
|
| 172 |
|
|
NET "genio(19)" LOC = "u6" | IOSTANDARD = LVTTL;
|
| 173 |
|
|
NET "genio(2)" LOC = "n6" | IOSTANDARD = LVTTL;
|
| 174 |
|
|
NET "genio(20)" LOC = "d22" | IOSTANDARD = LVTTL;
|
| 175 |
|
|
NET "genio(21)" LOC = "g17" | IOSTANDARD = LVTTL;
|
| 176 |
|
|
NET "genio(22)" LOC = "e21" | IOSTANDARD = LVTTL;
|
| 177 |
|
|
NET "genio(23)" LOC = "g22" | IOSTANDARD = LVTTL;
|
| 178 |
|
|
NET "genio(24)" LOC = "g21" | IOSTANDARD = LVTTL;
|
| 179 |
|
|
NET "genio(25)" LOC = "g19" | IOSTANDARD = LVTTL;
|
| 180 |
|
|
NET "genio(26)" LOC = "h22" | IOSTANDARD = LVTTL;
|
| 181 |
|
|
NET "genio(27)" LOC = "g18" | IOSTANDARD = LVTTL;
|
| 182 |
|
|
NET "genio(28)" LOC = "j18" | IOSTANDARD = LVTTL;
|
| 183 |
|
|
NET "genio(29)" LOC = "j21" | IOSTANDARD = LVTTL;
|
| 184 |
|
|
NET "genio(3)" LOC = "n5" | IOSTANDARD = LVTTL;
|
| 185 |
|
|
NET "genio(30)" LOC = "j22" | IOSTANDARD = LVTTL;
|
| 186 |
|
|
NET "genio(31)" LOC = "h21" | IOSTANDARD = LVTTL;
|
| 187 |
|
|
NET "genio(32)" LOC = "k22" | IOSTANDARD = LVTTL;
|
| 188 |
|
|
NET "genio(33)" LOC = "k21" | IOSTANDARD = LVTTL;
|
| 189 |
|
|
NET "genio(34)" LOC = "k18" | IOSTANDARD = LVTTL;
|
| 190 |
|
|
NET "genio(35)" LOC = "l19" | IOSTANDARD = LVTTL;
|
| 191 |
|
|
NET "genio(36)" LOC = "l18" | IOSTANDARD = LVTTL;
|
| 192 |
|
|
NET "genio(37)" LOC = "k17" | IOSTANDARD = LVTTL;
|
| 193 |
|
|
NET "genio(38)" LOC = "l17" | IOSTANDARD = LVTTL;
|
| 194 |
|
|
NET "genio(39)" LOC = "j17" | IOSTANDARD = LVTTL;
|
| 195 |
|
|
NET "genio(4)" LOC = "r5" | IOSTANDARD = LVTTL;
|
| 196 |
|
|
NET "genio(40)" LOC = "e19" | IOSTANDARD = LVTTL;
|
| 197 |
|
|
NET "genio(41)" LOC = "f18" | IOSTANDARD = LVTTL;
|
| 198 |
|
|
NET "genio(42)" LOC = "e20" | IOSTANDARD = LVTTL;
|
| 199 |
|
|
NET "genio(43)" LOC = "f19" | IOSTANDARD = LVTTL;
|
| 200 |
|
|
NET "genio(44)" LOC = "f20" | IOSTANDARD = LVTTL;
|
| 201 |
|
|
NET "genio(45)" LOC = "f21" | IOSTANDARD = LVTTL;
|
| 202 |
|
|
NET "genio(46)" LOC = "e22" | IOSTANDARD = LVTTL;
|
| 203 |
|
|
NET "genio(47)" LOC = "e18" | IOSTANDARD = LVTTL;
|
| 204 |
|
|
NET "genio(48)" LOC = "g20" | IOSTANDARD = LVTTL;
|
| 205 |
|
|
NET "genio(49)" LOC = "h19" | IOSTANDARD = LVTTL;
|
| 206 |
|
|
NET "genio(5)" LOC = "p6" | IOSTANDARD = LVTTL;
|
| 207 |
|
|
NET "genio(50)" LOC = "h18" | IOSTANDARD = LVTTL;
|
| 208 |
|
|
NET "genio(51)" LOC = "j19" | IOSTANDARD = LVTTL;
|
| 209 |
|
|
NET "genio(52)" LOC = "k20" | IOSTANDARD = LVTTL;
|
| 210 |
|
|
NET "genio(53)" LOC = "k19" | IOSTANDARD = LVTTL;
|
| 211 |
|
|
NET "genio(54)" LOC = "l20" | IOSTANDARD = LVTTL;
|
| 212 |
|
|
NET "genio(55)" LOC = "l21" | IOSTANDARD = LVTTL;
|
| 213 |
|
|
NET "genio(56)" LOC = "m20" | IOSTANDARD = LVTTL;
|
| 214 |
|
|
NET "genio(57)" LOC = "m19" | IOSTANDARD = LVTTL;
|
| 215 |
|
|
NET "genio(58)" LOC = "m22" | IOSTANDARD = LVTTL;
|
| 216 |
|
|
NET "genio(59)" LOC = "m21" | IOSTANDARD = LVTTL;
|
| 217 |
|
|
NET "genio(6)" LOC = "t2" | IOSTANDARD = LVTTL;
|
| 218 |
|
|
NET "genio(7)" LOC = "t1" | IOSTANDARD = LVTTL;
|
| 219 |
|
|
NET "genio(8)" LOC = "u4" | IOSTANDARD = LVTTL;
|
| 220 |
|
|
NET "genio(9)" LOC = "t4" | IOSTANDARD = LVTTL;
|
| 221 |
|
|
NET "iosn" LOC = "u12" | IOSTANDARD = LVTTL;
|
| 222 |
|
|
#NET "led(0)" LOC = "f11" | IOSTANDARD = LVTTL;
|
| 223 |
|
|
#NET "led(1)" LOC = "e11" | IOSTANDARD = LVTTL;
|
| 224 |
|
|
#NET "led(2)" LOC = "d11" | IOSTANDARD = LVTTL;
|
| 225 |
|
|
#NET "led(3)" LOC = "c11" | IOSTANDARD = LVTTL;
|
| 226 |
|
|
#NET "lvdsion(0)" LOC = "m2" | IOSTANDARD = LVTTL;
|
| 227 |
|
|
#NET "lvdsion(1)" LOC = "m1" | IOSTANDARD = LVTTL;
|
| 228 |
|
|
#NET "lvdsion(10)" LOC = "w2" | IOSTANDARD = LVTTL;
|
| 229 |
|
|
#NET "lvdsion(11)" LOC = "w1" | IOSTANDARD = LVTTL;
|
| 230 |
|
|
#NET "lvdsion(2)" LOC = "v4" | IOSTANDARD = LVTTL;
|
| 231 |
|
|
#NET "lvdsion(3)" LOC = "v3" | IOSTANDARD = LVTTL;
|
| 232 |
|
|
#NET "lvdsion(4)" LOC = "m4" | IOSTANDARD = LVTTL;
|
| 233 |
|
|
#NET "lvdsion(5)" LOC = "m3" | IOSTANDARD = LVTTL;
|
| 234 |
|
|
#NET "lvdsion(6)" LOC = "n2" | IOSTANDARD = LVTTL;
|
| 235 |
|
|
#NET "lvdsion(7)" LOC = "n1" | IOSTANDARD = LVTTL;
|
| 236 |
|
|
#NET "lvdsion(8)" LOC = "n4" | IOSTANDARD = LVTTL;
|
| 237 |
|
|
#NET "lvdsion(9)" LOC = "n3" | IOSTANDARD = LVTTL;
|
| 238 |
|
|
#NET "lvdsiop(0)" LOC = "p2" | IOSTANDARD = LVTTL;
|
| 239 |
|
|
#NET "lvdsiop(1)" LOC = "p1" | IOSTANDARD = LVTTL;
|
| 240 |
|
|
#NET "lvdsiop(10)" LOC = "p5" | IOSTANDARD = LVTTL;
|
| 241 |
|
|
#NET "lvdsiop(11)" LOC = "p4" | IOSTANDARD = LVTTL;
|
| 242 |
|
|
#NET "lvdsiop(2)" LOC = "r2" | IOSTANDARD = LVTTL;
|
| 243 |
|
|
#NET "lvdsiop(3)" LOC = "r1" | IOSTANDARD = LVTTL;
|
| 244 |
|
|
#NET "lvdsiop(4)" LOC = "t3" | IOSTANDARD = LVTTL;
|
| 245 |
|
|
#NET "lvdsiop(5)" LOC = "r4" | IOSTANDARD = LVTTL;
|
| 246 |
|
|
#NET "lvdsiop(6)" LOC = "v2" | IOSTANDARD = LVTTL;
|
| 247 |
|
|
#NET "lvdsiop(7)" LOC = "v1" | IOSTANDARD = LVTTL;
|
| 248 |
|
|
#NET "lvdsiop(8)" LOC = "u3" | IOSTANDARD = LVTTL;
|
| 249 |
|
|
#NET "lvdsiop(9)" LOC = "u2" | IOSTANDARD = LVTTL;
|
| 250 |
|
|
NET "oen" LOC = "ab4" | IOSTANDARD = LVTTL;
|
| 251 |
|
|
NET "pio(0)" LOC = "h5" | IOSTANDARD = LVTTL;
|
| 252 |
|
|
NET "pio(1)" LOC = "g5" | IOSTANDARD = LVTTL;
|
| 253 |
|
|
NET "pio(10)" LOC = "j5" | IOSTANDARD = LVTTL;
|
| 254 |
|
|
NET "pio(11)" LOC = "j6" | IOSTANDARD = LVTTL;
|
| 255 |
|
|
NET "pio(12)" LOC = "j1" | IOSTANDARD = LVTTL;
|
| 256 |
|
|
NET "pio(13)" LOC = "j2" | IOSTANDARD = LVTTL;
|
| 257 |
|
|
NET "pio(14)" LOC = "k5" | IOSTANDARD = LVTTL;
|
| 258 |
|
|
NET "pio(15)" LOC = "k6" | IOSTANDARD = LVTTL;
|
| 259 |
|
|
NET "pio(2)" LOC = "g3" | IOSTANDARD = LVTTL;
|
| 260 |
|
|
NET "pio(3)" LOC = "g4" | IOSTANDARD = LVTTL;
|
| 261 |
|
|
NET "pio(4)" LOC = "g1" | IOSTANDARD = LVTTL;
|
| 262 |
|
|
NET "pio(5)" LOC = "g2" | IOSTANDARD = LVTTL;
|
| 263 |
|
|
NET "pio(6)" LOC = "h1" | IOSTANDARD = LVTTL;
|
| 264 |
|
|
NET "pio(7)" LOC = "h2" | IOSTANDARD = LVTTL;
|
| 265 |
|
|
NET "pio(8)" LOC = "j4" | IOSTANDARD = LVTTL;
|
| 266 |
|
|
NET "pio(9)" LOC = "h4" | IOSTANDARD = LVTTL;
|
| 267 |
|
|
NET "pllref" LOC = "v8" | IOSTANDARD = LVTTL;# sdclkfb
|
| 268 |
|
|
NET "ps2clk(0)" LOC = "b10" | IOSTANDARD = LVTTL;
|
| 269 |
|
|
NET "ps2clk(1)" LOC = "e10" | IOSTANDARD = LVTTL;
|
| 270 |
|
|
NET "ps2data(0)" LOC = "c10" | IOSTANDARD = LVTTL;
|
| 271 |
|
|
NET "ps2data(1)" LOC = "f10" | IOSTANDARD = LVTTL;
|
| 272 |
|
|
NET "ramoen(0)" LOC = "u10" | IOSTANDARD = LVTTL;
|
| 273 |
|
|
NET "ramoen(1)" LOC = "u11" | IOSTANDARD = LVTTL;
|
| 274 |
|
|
NET "ramoen(2)" LOC = "v10" | IOSTANDARD = LVTTL;
|
| 275 |
|
|
NET "ramoen(3)" LOC = "u9" | IOSTANDARD = LVTTL;
|
| 276 |
|
|
NET "ramoen(4)" LOC = "u7" | IOSTANDARD = LVTTL;
|
| 277 |
|
|
NET "ramsn(0)" LOC = "aa4" | IOSTANDARD = LVTTL;
|
| 278 |
|
|
NET "ramsn(1)" LOC = "y5" | IOSTANDARD = LVTTL;
|
| 279 |
|
|
NET "ramsn(2)" LOC = "w5" | IOSTANDARD = LVTTL;
|
| 280 |
|
|
NET "ramsn(3)" LOC = "ab5" | IOSTANDARD = LVTTL;
|
| 281 |
|
|
NET "ramsn(4)" LOC = "aa5" | IOSTANDARD = LVTTL;
|
| 282 |
|
|
NET "read" LOC = "v12" | IOSTANDARD = LVTTL;
|
| 283 |
|
|
NET "resetn" LOC = "l2" | IOSTANDARD = LVTTL;
|
| 284 |
|
|
NET "romsn(0)" LOC = "y4" | IOSTANDARD = LVTTL;
|
| 285 |
|
|
NET "romsn(1)" LOC = "v7" | IOSTANDARD = LVTTL;
|
| 286 |
|
|
NET "rtsn1" LOC = "l6" | IOSTANDARD = LVTTL;
|
| 287 |
|
|
NET "rtsn2" LOC = "k4" | IOSTANDARD = LVTTL;
|
| 288 |
|
|
NET "rwen(0)" LOC = "aa6" | IOSTANDARD = LVTTL;
|
| 289 |
|
|
NET "rwen(1)" LOC = "y7" | IOSTANDARD = LVTTL;
|
| 290 |
|
|
NET "rwen(2)" LOC = "y6" | IOSTANDARD = LVTTL;
|
| 291 |
|
|
NET "rwen(3)" LOC = "w7" | IOSTANDARD = LVTTL;
|
| 292 |
|
|
NET "rxd1" LOC = "l3" | IOSTANDARD = LVTTL;
|
| 293 |
|
|
NET "rxd2" LOC = "k1" | IOSTANDARD = LVTTL;
|
| 294 |
|
|
NET "sdcasn" LOC = "ab9" | IOSTANDARD = LVTTL;
|
| 295 |
|
|
NET "sdclk" LOC = "w8" | IOSTANDARD = LVTTL;
|
| 296 |
|
|
NET "sdcsn(0)" LOC = "ab8" | IOSTANDARD = LVTTL;
|
| 297 |
|
|
NET "sdcsn(1)" LOC = "w9" | IOSTANDARD = LVTTL;
|
| 298 |
|
|
NET "sddqm(0)" LOC = "aa8" | IOSTANDARD = LVTTL;
|
| 299 |
|
|
NET "sddqm(1)" LOC = "v11" | IOSTANDARD = LVTTL;
|
| 300 |
|
|
NET "sddqm(2)" LOC = "ab10" | IOSTANDARD = LVTTL;
|
| 301 |
|
|
NET "sddqm(3)" LOC = "w10" | IOSTANDARD = LVTTL;
|
| 302 |
|
|
NET "sdrasn" LOC = "aa9" | IOSTANDARD = LVTTL;
|
| 303 |
|
|
NET "sdwen" LOC = "aa10" | IOSTANDARD = LVTTL;
|
| 304 |
|
|
|
| 305 |
|
|
NET "spw_rxdp(0)" LOC = "m1";# | IOSTANDARD = LVDS_25;
|
| 306 |
|
|
NET "spw_rxdn(0)" LOC = "m2";# | IOSTANDARD = LVDS_25;
|
| 307 |
|
|
NET "spw_rxsp(0)" LOC = "m3";# | IOSTANDARD = LVDS_25;
|
| 308 |
|
|
NET "spw_rxsn(0)" LOC = "m4";# | IOSTANDARD = LVDS_25;
|
| 309 |
|
|
NET "spw_txdp(0)" LOC = "n1";# | IOSTANDARD = LVDS_25;
|
| 310 |
|
|
NET "spw_txdn(0)" LOC = "n2";# | IOSTANDARD = LVDS_25;
|
| 311 |
|
|
NET "spw_txsp(0)" LOC = "n3";# | IOSTANDARD = LVDS_25;
|
| 312 |
|
|
NET "spw_txsn(0)" LOC = "n4";# | IOSTANDARD = LVDS_25;
|
| 313 |
|
|
NET "spw_rxdp(1)" LOC = "p1";# | IOSTANDARD = LVDS_25;
|
| 314 |
|
|
NET "spw_rxdn(1)" LOC = "p2";# | IOSTANDARD = LVDS_25;
|
| 315 |
|
|
NET "spw_rxsp(1)" LOC = "p4";# | IOSTANDARD = LVDS_25;
|
| 316 |
|
|
NET "spw_rxsn(1)" LOC = "p5";# | IOSTANDARD = LVDS_25;
|
| 317 |
|
|
NET "spw_txdp(1)" LOC = "r1";# | IOSTANDARD = LVDS_25;
|
| 318 |
|
|
NET "spw_txdn(1)" LOC = "r2";# | IOSTANDARD = LVDS_25;
|
| 319 |
|
|
NET "spw_txsp(1)" LOC = "r4";# | IOSTANDARD = LVDS_25;
|
| 320 |
|
|
NET "spw_txsn(1)" LOC = "t3";# | IOSTANDARD = LVDS_25;
|
| 321 |
|
|
NET "spw_rxdp(2)" LOC = "v1";# | IOSTANDARD = LVDS_25;
|
| 322 |
|
|
NET "spw_rxdn(2)" LOC = "v2";# | IOSTANDARD = LVDS_25;
|
| 323 |
|
|
NET "spw_rxsp(2)" LOC = "u2";# | IOSTANDARD = LVDS_25;
|
| 324 |
|
|
NET "spw_rxsn(2)" LOC = "u3";# | IOSTANDARD = LVDS_25;
|
| 325 |
|
|
NET "spw_txdp(2)" LOC = "w1";# | IOSTANDARD = LVDS_25;
|
| 326 |
|
|
NET "spw_txdn(2)" LOC = "w2";# | IOSTANDARD = LVDS_25;
|
| 327 |
|
|
NET "spw_txsp(2)" LOC = "v3";# | IOSTANDARD = LVDS_25;
|
| 328 |
|
|
NET "spw_txsn(2)" LOC = "v4";# | IOSTANDARD = LVDS_25;
|
| 329 |
|
|
|
| 330 |
|
|
NET "switch(0)" LOC = "f16" | IOSTANDARD = LVTTL;
|
| 331 |
|
|
NET "switch(1)" LOC = "f13" | IOSTANDARD = LVTTL;
|
| 332 |
|
|
#NET "pio(0)" LOC = "f16" | IOSTANDARD = LVTTL;
|
| 333 |
|
|
#NET "pio(1)" LOC = "f13" | IOSTANDARD = LVTTL;
|
| 334 |
|
|
NET "switch(2)" LOC = "f12" | IOSTANDARD = LVTTL;
|
| 335 |
|
|
NET "switch(3)" LOC = "e16" | IOSTANDARD = LVTTL;
|
| 336 |
|
|
NET "switch(4)" LOC = "c22" | IOSTANDARD = LVTTL;
|
| 337 |
|
|
NET "switch(5)" LOC = "c20" | IOSTANDARD = LVTTL;
|
| 338 |
|
|
NET "switch(6)" LOC = "c21" | IOSTANDARD = LVTTL;
|
| 339 |
|
|
#NET "switch(7)" LOC = "d20" | IOSTANDARD = LVTTL;
|
| 340 |
|
|
NET "switch(8)" LOC = "d19" | IOSTANDARD = LVTTL;
|
| 341 |
|
|
#NET "switch(9)" LOC = "d21" | IOSTANDARD = LVTTL;
|
| 342 |
|
|
NET "txd1" LOC = "l4" | IOSTANDARD = LVTTL;
|
| 343 |
|
|
NET "txd2" LOC = "k2" | IOSTANDARD = LVTTL;
|
| 344 |
|
|
NET "usb_clkout" LOC = "c12" | IOSTANDARD = LVTTL;
|
| 345 |
|
|
NET "usb_clock" LOC = "b12" | IOSTANDARD = LVTTL;
|
| 346 |
|
|
NET "usb_d(0)" LOC = "c13" | IOSTANDARD = LVTTL;
|
| 347 |
|
|
NET "usb_d(1)" LOC = "b14" | IOSTANDARD = LVTTL;
|
| 348 |
|
|
NET "usb_d(10)" LOC = "a16" | IOSTANDARD = LVTTL;
|
| 349 |
|
|
NET "usb_d(11)" LOC = "d16" | IOSTANDARD = LVTTL;
|
| 350 |
|
|
NET "usb_d(12)" LOC = "c16" | IOSTANDARD = LVTTL;
|
| 351 |
|
|
NET "usb_d(13)" LOC = "c17" | IOSTANDARD = LVTTL;
|
| 352 |
|
|
NET "usb_d(14)" LOC = "b17" | IOSTANDARD = LVTTL;
|
| 353 |
|
|
NET "usb_d(15)" LOC = "e17" | IOSTANDARD = LVTTL;
|
| 354 |
|
|
NET "usb_d(2)" LOC = "a14" | IOSTANDARD = LVTTL;
|
| 355 |
|
|
NET "usb_d(3)" LOC = "e14" | IOSTANDARD = LVTTL;
|
| 356 |
|
|
NET "usb_d(4)" LOC = "d14" | IOSTANDARD = LVTTL;
|
| 357 |
|
|
NET "usb_d(5)" LOC = "a15" | IOSTANDARD = LVTTL;
|
| 358 |
|
|
NET "usb_d(6)" LOC = "b15" | IOSTANDARD = LVTTL;
|
| 359 |
|
|
NET "usb_d(7)" LOC = "e15" | IOSTANDARD = LVTTL;
|
| 360 |
|
|
NET "usb_d(8)" LOC = "d15" | IOSTANDARD = LVTTL;
|
| 361 |
|
|
NET "usb_d(9)" LOC = "b16" | IOSTANDARD = LVTTL;
|
| 362 |
|
|
NET "usb_enablen" LOC = "b18" | IOSTANDARD = LVTTL;
|
| 363 |
|
|
NET "usb_faultn" LOC = "c19" | IOSTANDARD = LVTTL;
|
| 364 |
|
|
NET "usb_linestate(0)" LOC = "a19" | IOSTANDARD = LVTTL;
|
| 365 |
|
|
NET "usb_linestate(1)" LOC = "b19" | IOSTANDARD = LVTTL;
|
| 366 |
|
|
NET "usb_opmode(0)" LOC = "d18" | IOSTANDARD = LVTTL;
|
| 367 |
|
|
NET "usb_opmode(1)" LOC = "c18" | IOSTANDARD = LVTTL;
|
| 368 |
|
|
NET "usb_reset" LOC = "b20" | IOSTANDARD = LVTTL;
|
| 369 |
|
|
NET "usb_rxactive" LOC = "b13" | IOSTANDARD = LVTTL;
|
| 370 |
|
|
NET "usb_rxerror" LOC = "a13" | IOSTANDARD = LVTTL;
|
| 371 |
|
|
NET "usb_rxvalid" LOC = "f17" | IOSTANDARD = LVTTL;
|
| 372 |
|
|
NET "usb_suspend" LOC = "a18" | IOSTANDARD = LVTTL;
|
| 373 |
|
|
NET "usb_termsel" LOC = "d13" | IOSTANDARD = LVTTL;
|
| 374 |
|
|
NET "usb_txready" LOC = "e13" | IOSTANDARD = LVTTL;
|
| 375 |
|
|
NET "usb_txvalid" LOC = "f14" | IOSTANDARD = LVTTL;
|
| 376 |
|
|
NET "usb_validh" LOC = "e12" | IOSTANDARD = LVTTL;
|
| 377 |
|
|
NET "usb_vbus" LOC = "a12" | IOSTANDARD = LVTTL;
|
| 378 |
|
|
NET "usb_xcvrsel" LOC = "d12" | IOSTANDARD = LVTTL;
|
| 379 |
|
|
NET "vid_b(0)" LOC = "a7" | IOSTANDARD = LVTTL;
|
| 380 |
|
|
NET "vid_b(1)" LOC = "e8" | IOSTANDARD = LVTTL;
|
| 381 |
|
|
NET "vid_b(2)" LOC = "d8" | IOSTANDARD = LVTTL;
|
| 382 |
|
|
NET "vid_b(3)" LOC = "b8" | IOSTANDARD = LVTTL;
|
| 383 |
|
|
NET "vid_b(4)" LOC = "a8" | IOSTANDARD = LVTTL;
|
| 384 |
|
|
NET "vid_b(5)" LOC = "f9" | IOSTANDARD = LVTTL;
|
| 385 |
|
|
NET "vid_b(6)" LOC = "e9" | IOSTANDARD = LVTTL;
|
| 386 |
|
|
NET "vid_b(7)" LOC = "b9" | IOSTANDARD = LVTTL;
|
| 387 |
|
|
NET "vid_blankn" LOC = "b7" | IOSTANDARD = LVTTL;
|
| 388 |
|
|
NET "vid_clock" LOC = "b11" | IOSTANDARD = LVTTL;
|
| 389 |
|
|
NET "vid_g(0)" LOC = "b5" | IOSTANDARD = LVTTL;
|
| 390 |
|
|
NET "vid_g(1)" LOC = "a5" | IOSTANDARD = LVTTL;
|
| 391 |
|
|
NET "vid_g(2)" LOC = "e6" | IOSTANDARD = LVTTL;
|
| 392 |
|
|
NET "vid_g(3)" LOC = "d6" | IOSTANDARD = LVTTL;
|
| 393 |
|
|
NET "vid_g(4)" LOC = "c6" | IOSTANDARD = LVTTL;
|
| 394 |
|
|
NET "vid_g(5)" LOC = "b6" | IOSTANDARD = LVTTL;
|
| 395 |
|
|
NET "vid_g(6)" LOC = "e7" | IOSTANDARD = LVTTL;
|
| 396 |
|
|
NET "vid_g(7)" LOC = "d7" | IOSTANDARD = LVTTL;
|
| 397 |
|
|
NET "vid_hsync" LOC = "c7" | IOSTANDARD = LVTTL;
|
| 398 |
|
|
NET "vid_r(0)" LOC = "a10" | IOSTANDARD = LVTTL;
|
| 399 |
|
|
NET "vid_r(1)" LOC = "d10" | IOSTANDARD = LVTTL;
|
| 400 |
|
|
NET "vid_r(2)" LOC = "d9" | IOSTANDARD = LVTTL;
|
| 401 |
|
|
NET "vid_r(3)" LOC = "f6" | IOSTANDARD = LVTTL;
|
| 402 |
|
|
NET "vid_r(4)" LOC = "b4" | IOSTANDARD = LVTTL;
|
| 403 |
|
|
NET "vid_r(5)" LOC = "a4" | IOSTANDARD = LVTTL;
|
| 404 |
|
|
NET "vid_r(6)" LOC = "d5" | IOSTANDARD = LVTTL;
|
| 405 |
|
|
NET "vid_r(7)" LOC = "c5" | IOSTANDARD = LVTTL;
|
| 406 |
|
|
NET "vid_sda" LOC = "a3" | IOSTANDARD = LVTTL;
|
| 407 |
|
|
NET "vid_sdc" LOC = "a9" | IOSTANDARD = LVTTL;
|
| 408 |
|
|
NET "vid_syncn" LOC = "f7" | IOSTANDARD = LVTTL;
|
| 409 |
|
|
NET "vid_vsync" LOC = "e5" | IOSTANDARD = LVTTL;
|
| 410 |
|
|
NET "wdogn" LOC = "l1" | IOSTANDARD = LVTTL;
|
| 411 |
|
|
NET "writen" LOC = "aa3" | IOSTANDARD = LVTTL;
|
| 412 |
|
|
|
| 413 |
|
|
#NET "dsutx" LOC = "l4" | IOSTANDARD = LVTTL ;#txd1
|
| 414 |
|
|
#NET "dsurx" LOC = "l3" | IOSTANDARD = LVTTL ;#rxd1
|
| 415 |
|
|
NET "dsuen" LOC = "d20" | IOSTANDARD = LVTTL ;#switch(7)
|
| 416 |
|
|
NET "dsubre" LOC = "d21" | IOSTANDARD = LVTTL ;#switch(9)
|
| 417 |
|
|
NET "dsuact" LOC = "e11" | IOSTANDARD = LVTTL ;#led(1)
|
| 418 |
|
|
NET "errorn" LOC = "f11" | IOSTANDARD = LVTTL ; #led(0)
|
| 419 |
|
|
NET "pio(16)" LOC = "d11" | IOSTANDARD = LVTTL; # led(2)
|
| 420 |
|
|
NET "pio(17)" LOC = "c11" | IOSTANDARD = LVTTL; # led(3)
|
| 421 |
|
|
|
| 422 |
|
|
#NET "can_stb(2)" LOC = "h5" | IOSTANDARD = LVTTL; #pio(0)
|
| 423 |
|
|
#NET "can_rxd(2)" LOC = "g5" | IOSTANDARD = LVTTL; #pio(1)
|
| 424 |
|
|
#NET "can_txd(2)" LOC = "g3" | IOSTANDARD = LVTTL; #pio(2)
|
| 425 |
|
|
#NET "can_stb(1)" LOC = "g4" | IOSTANDARD = LVTTL; #pio(3)
|
| 426 |
|
|
#NET "can_rxd(1)" LOC = "g1" | IOSTANDARD = LVTTL; #pio(4)
|
| 427 |
|
|
#NET "can_txd(1)" LOC = "g2" | IOSTANDARD = LVTTL; #pio(5)
|
| 428 |
|
|
|
| 429 |
|
|
NET "ata_rstn" LOC = "d22" | IOSTANDARD = LVTTL; #genio(20)
|
| 430 |
|
|
NET "ata_data(7)" LOC = "g17" | IOSTANDARD = LVTTL; #genio(21)
|
| 431 |
|
|
NET "ata_data(6)" LOC = "e21" | IOSTANDARD = LVTTL; #genio(22)
|
| 432 |
|
|
NET "ata_data(5)" LOC = "g22" | IOSTANDARD = LVTTL; #genio(23)
|
| 433 |
|
|
NET "ata_data(4)" LOC = "g21" | IOSTANDARD = LVTTL; #genio(24)
|
| 434 |
|
|
NET "ata_data(3)" LOC = "g19" | IOSTANDARD = LVTTL; #genio(25)
|
| 435 |
|
|
NET "ata_data(2)" LOC = "h22" | IOSTANDARD = LVTTL; #genio(26)
|
| 436 |
|
|
NET "ata_data(1)" LOC = "g18" | IOSTANDARD = LVTTL; #genio(27)
|
| 437 |
|
|
NET "ata_data(0)" LOC = "j18" | IOSTANDARD = LVTTL; #genio(28)
|
| 438 |
|
|
#NET "genio(29)" LOC = "j21" | IOSTANDARD = LVTTL; #genio(29) / not used
|
| 439 |
|
|
NET "ata_dmarq" LOC = "j22" | IOSTANDARD = LVTTL | PULLDOWN; #genio(30) / DMARQ
|
| 440 |
|
|
NET "ata_diow" LOC = "h21" | IOSTANDARD = LVTTL; #genio(31) / nDIOW
|
| 441 |
|
|
NET "ata_dior" LOC = "k22" | IOSTANDARD = LVTTL; #genio(32) / DIOR
|
| 442 |
|
|
NET "ata_iordy" LOC = "k21" | IOSTANDARD = LVTTL | PULLUP; #genio(33) / IORDY
|
| 443 |
|
|
NET "ata_dmack" LOC = "k18" | IOSTANDARD = LVTTL; #genio(34) / nDMACK
|
| 444 |
|
|
NET "ata_intrq" LOC = "l19" | IOSTANDARD = LVTTL | PULLDOWN; #genio(35) / INTRQ
|
| 445 |
|
|
NET "ata_da(1)" LOC = "l18" | IOSTANDARD = LVTTL; #genio(36) / DA1
|
| 446 |
|
|
NET "ata_da(0)" LOC = "k17" | IOSTANDARD = LVTTL; #genio(37) / DA0
|
| 447 |
|
|
NET "ata_cs0" LOC = "l17" | IOSTANDARD = LVTTL; #genio(38) / nCS0
|
| 448 |
|
|
NET "ata_dasp" LOC = "j17" | IOSTANDARD = LVTTL; #genio(39) / nDASP
|
| 449 |
|
|
|
| 450 |
|
|
#NET "genio(40)" LOC = "e19" | IOSTANDARD = LVTTL; #genio(40) / not used
|
| 451 |
|
|
NET "ata_data(8)" LOC = "f18" | IOSTANDARD = LVTTL; #genio(41)
|
| 452 |
|
|
NET "ata_data(9)" LOC = "e20" | IOSTANDARD = LVTTL; #genio(42)
|
| 453 |
|
|
NET "ata_data(10)" LOC = "f19" | IOSTANDARD = LVTTL; #genio(43)
|
| 454 |
|
|
NET "ata_data(11)" LOC = "f20" | IOSTANDARD = LVTTL; #genio(44)
|
| 455 |
|
|
NET "ata_data(12)" LOC = "f21" | IOSTANDARD = LVTTL; #genio(45)
|
| 456 |
|
|
NET "ata_data(13)" LOC = "e22" | IOSTANDARD = LVTTL; #genio(46)
|
| 457 |
|
|
NET "ata_data(14)" LOC = "e18" | IOSTANDARD = LVTTL; #genio(47)
|
| 458 |
|
|
NET "ata_data(15)" LOC = "g20" | IOSTANDARD = LVTTL; #genio(48)
|
| 459 |
|
|
#NET "genio(49)" LOC = "h19" | IOSTANDARD = LVTTL; #genio(49) / not used
|
| 460 |
|
|
#NET "genio(50)" LOC = "h18" | IOSTANDARD = LVTTL; #genio(50) / not used
|
| 461 |
|
|
#NET "genio(51)" LOC = "j19" | IOSTANDARD = LVTTL; #genio(51) / not used
|
| 462 |
|
|
#NET "genio(52)" LOC = "k20" | IOSTANDARD = LVTTL; #genio(52) / not used
|
| 463 |
|
|
NET "ata_csel" LOC = "k19" | IOSTANDARD = LVTTL; #genio(53) / Cable SEL
|
| 464 |
|
|
#NET "genio(54)" LOC = "l20" | IOSTANDARD = LVTTL; #genio(54) / not used
|
| 465 |
|
|
#NET "genio(55)" LOC = "l21" | IOSTANDARD = LVTTL; #genio(55) / not used
|
| 466 |
|
|
#NET "genio(56)" LOC = "m20" | IOSTANDARD = LVTTL; #genio(56) / nPDIAG
|
| 467 |
|
|
NET "ata_da(2)" LOC = "m19" | IOSTANDARD = LVTTL; #genio(57)
|
| 468 |
|
|
NET "ata_cs1" LOC = "m22" | IOSTANDARD = LVTTL; #genio(58)
|
| 469 |
|
|
#NET "genio(59)" LOC = "m21" | IOSTANDARD = LVTTL; #genio(59)
|
| 470 |
|
|
|
| 471 |
|
|
|
| 472 |
|
|
CONFIG PROHIBIT = "aa14"; #"fpgadata"
|
| 473 |
|
|
CONFIG PROHIBIT = "w12"; #"fpgainit"
|
| 474 |
|
|
|
| 475 |
|
|
|
| 476 |
|
|
|
