OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [altera_work/] [spw_fifo_ulight/] [ulight_fifo/] [synthesis/] [submodules/] [sequencer/] [system.pre.h] - Blame information for rev 32

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 redbear
/*
2
* Copyright Altera Corporation (C) 2012-2014. All rights reserved
3
*
4
* SPDX-License-Identifier:  BSD-3-Clause
5
*
6
* Redistribution and use in source and binary forms, with or without
7
* modification, are permitted provided that the following conditions are met:
8
*  * Redistributions of source code must retain the above copyright
9
*  notice, this list of conditions and the following disclaimer.
10
*  * Redistributions in binary form must reproduce the above copyright
11
*  notice, this list of conditions and the following disclaimer in the
12
*  documentation and/or other materials provided with the distribution.
13
*  * Neither the name of Altera Corporation nor the
14
*  names of its contributors may be used to endorse or promote products
15
*  derived from this software without specific prior written permission.
16
*
17
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
18
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
19
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
20
* DISCLAIMED. IN NO EVENT SHALL ALTERA CORPORATION BE LIABLE FOR ANY
21
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
22
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
23
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
24
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
26
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
*/
28
 
29
 
30
#define SEQUENCER_DATA_MGR_INST_BASE 0x60000
31
#define SEQUENCER_PHY_MGR_INST_BASE 0x48000
32
#define SEQUENCER_PTR_MGR_INST_BASE 0x40000
33
#define SEQUENCER_RAM_BASE 0x20000
34
#define SEQUENCER_ROM_BASE 0x10000
35
#define SEQUENCER_RW_MGR_INST_BASE 0x50000
36
#define SEQUENCER_SCC_MGR_INST_BASE 0x58000
37
#define SEQUENCER_REG_FILE_INST_BASE 0x70000
38
#define SEQUENCER_TIMER_INST_BASE 0x78000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.