1 |
2 |
dmitryr |
// ========== Copyright Header Begin ==========================================
|
2 |
|
|
//
|
3 |
|
|
// OpenSPARC T1 Processor File: sparc_exu_div_32eql.v
|
4 |
|
|
// Copyright (c) 2006 Sun Microsystems, Inc. All Rights Reserved.
|
5 |
|
|
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
|
6 |
|
|
//
|
7 |
|
|
// The above named program is free software; you can redistribute it and/or
|
8 |
|
|
// modify it under the terms of the GNU General Public
|
9 |
|
|
// License version 2 as published by the Free Software Foundation.
|
10 |
|
|
//
|
11 |
|
|
// The above named program is distributed in the hope that it will be
|
12 |
|
|
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
|
|
// General Public License for more details.
|
15 |
|
|
//
|
16 |
|
|
// You should have received a copy of the GNU General Public
|
17 |
|
|
// License along with this work; if not, write to the Free Software
|
18 |
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
|
19 |
|
|
//
|
20 |
|
|
// ========== Copyright Header End ============================================
|
21 |
|
|
module sparc_exu_div_32eql (/*AUTOARG*/
|
22 |
|
|
// Outputs
|
23 |
|
|
equal,
|
24 |
|
|
// Inputs
|
25 |
|
|
in
|
26 |
|
|
) ;
|
27 |
|
|
input [31:0] in;
|
28 |
|
|
|
29 |
|
|
output equal;
|
30 |
|
|
|
31 |
|
|
wire [31:0] inxor;
|
32 |
|
|
wire notequal;
|
33 |
|
|
|
34 |
|
|
assign inxor[0] = 1'b0;
|
35 |
|
|
assign inxor[1] = in[31] ^ in[30];
|
36 |
|
|
assign inxor[2] = in[30] ^ in[29];
|
37 |
|
|
assign inxor[3] = in[29] ^ in[28];
|
38 |
|
|
assign inxor[4] = in[28] ^ in[27];
|
39 |
|
|
assign inxor[5] = in[27] ^ in[26];
|
40 |
|
|
assign inxor[6] = in[26] ^ in[25];
|
41 |
|
|
assign inxor[7] = in[25] ^ in[24];
|
42 |
|
|
assign inxor[8] = in[24] ^ in[23];
|
43 |
|
|
assign inxor[9] = in[23] ^ in[22];
|
44 |
|
|
assign inxor[10] = in[22] ^ in[21];
|
45 |
|
|
assign inxor[11] = in[21] ^ in[20];
|
46 |
|
|
assign inxor[12] = in[20] ^ in[19];
|
47 |
|
|
assign inxor[13] = in[19] ^ in[18];
|
48 |
|
|
assign inxor[14] = in[18] ^ in[17];
|
49 |
|
|
assign inxor[15] = in[17] ^ in[16];
|
50 |
|
|
assign inxor[16] = in[16] ^ in[15];
|
51 |
|
|
assign inxor[17] = in[15] ^ in[14];
|
52 |
|
|
assign inxor[18] = in[14] ^ in[13];
|
53 |
|
|
assign inxor[19] = in[13] ^ in[12];
|
54 |
|
|
assign inxor[20] = in[12] ^ in[11];
|
55 |
|
|
assign inxor[21] = in[11] ^ in[10];
|
56 |
|
|
assign inxor[22] = in[10] ^ in[9];
|
57 |
|
|
assign inxor[23] = in[9] ^ in[8];
|
58 |
|
|
assign inxor[24] = in[8] ^ in[7];
|
59 |
|
|
assign inxor[25] = in[7] ^ in[6];
|
60 |
|
|
assign inxor[26] = in[6] ^ in[5];
|
61 |
|
|
assign inxor[27] = in[5] ^ in[4];
|
62 |
|
|
assign inxor[28] = in[4] ^ in[3];
|
63 |
|
|
assign inxor[29] = in[3] ^ in[2];
|
64 |
|
|
assign inxor[30] = in[2] ^ in[1];
|
65 |
|
|
assign inxor[31] = in[1] ^ in[0];
|
66 |
|
|
|
67 |
|
|
assign equal = ~notequal;
|
68 |
|
|
sparc_exu_aluor32 or32(// Outputs
|
69 |
|
|
.out (notequal),
|
70 |
|
|
// Inputs
|
71 |
|
|
.in (inxor[31:0]));
|
72 |
|
|
|
73 |
|
|
endmodule // sparc_exu_div_32eql
|