OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-CPU/] [exu/] [sparc_exu_eclcomp7.v] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dmitryr
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: sparc_exu_eclcomp7.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21
////////////////////////////////////////////////////////////////////////
22
/*
23
//  Module Name: sparc_exu_eclcomp7
24
//      Description: This block is a 7 bit comparator.  It takes 2 inputs
25
//              and outputs a 1 on out if they are equal.
26
*/
27
 
28
module sparc_exu_eclcomp7 (/*AUTOARG*/
29
   // Outputs
30
   out,
31
   // Inputs
32
   in1, in2
33
   ) ;
34
   input [6:0] in1;
35
   input [6:0] in2;
36
   output      out;
37
 
38
   wire [6:0]  in1xorin2;
39
   wire nor1out;
40
   wire nor2out;
41
   wire nor3out;
42
   wire nandout;
43
 
44
   assign in1xorin2 = in1 ^ in2;
45
   assign nor1out = ~(in1xorin2[0] | in1xorin2[1]);
46
   assign nor2out = ~(in1xorin2[2] | in1xorin2[3]);
47
   assign nor3out = ~(in1xorin2[4] | in1xorin2[5]);
48
   assign nandout = ~(nor1out & nor2out & nor3out);
49
   assign out = ~(in1xorin2[6] | nandout);
50
 
51
 
52
endmodule // sparc_exu_eclcomp7

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.