URL
https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk
[/] [sparc64soc/] [trunk/] [T1-CPU/] [ifu/] [sparc_ifu_cmp35.v] - Blame information for rev 2
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
dmitryr |
// ========== Copyright Header Begin ==========================================
|
2 |
|
|
//
|
3 |
|
|
// OpenSPARC T1 Processor File: sparc_ifu_cmp35.v
|
4 |
|
|
// Copyright (c) 2006 Sun Microsystems, Inc. All Rights Reserved.
|
5 |
|
|
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
|
6 |
|
|
//
|
7 |
|
|
// The above named program is free software; you can redistribute it and/or
|
8 |
|
|
// modify it under the terms of the GNU General Public
|
9 |
|
|
// License version 2 as published by the Free Software Foundation.
|
10 |
|
|
//
|
11 |
|
|
// The above named program is distributed in the hope that it will be
|
12 |
|
|
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
14 |
|
|
// General Public License for more details.
|
15 |
|
|
//
|
16 |
|
|
// You should have received a copy of the GNU General Public
|
17 |
|
|
// License along with this work; if not, write to the Free Software
|
18 |
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
|
19 |
|
|
//
|
20 |
|
|
// ========== Copyright Header End ============================================
|
21 |
|
|
////////////////////////////////////////////////////////////////////////
|
22 |
|
|
/*
|
23 |
|
|
// Module Name: sparc_ifu_cmp37
|
24 |
|
|
// Description:
|
25 |
|
|
// 37 bit comparator for MIL hit detection
|
26 |
|
|
*/
|
27 |
|
|
////////////////////////////////////////////////////////////////////////
|
28 |
|
|
|
29 |
|
|
module sparc_ifu_cmp35(/*AUTOARG*/
|
30 |
|
|
// Outputs
|
31 |
|
|
hit,
|
32 |
|
|
// Inputs
|
33 |
|
|
a, b, valid
|
34 |
|
|
);
|
35 |
|
|
|
36 |
|
|
input [34:0] a, b;
|
37 |
|
|
input valid;
|
38 |
|
|
|
39 |
|
|
output hit;
|
40 |
|
|
|
41 |
|
|
reg hit;
|
42 |
|
|
wire valid;
|
43 |
|
|
wire [34:0] a, b;
|
44 |
|
|
|
45 |
|
|
always @ (a or b or valid)
|
46 |
|
|
begin
|
47 |
|
|
if ((a==b) & valid)
|
48 |
|
|
hit = 1'b1;
|
49 |
|
|
else
|
50 |
|
|
hit = 1'b0;
|
51 |
|
|
end // always @ (a or b or valid)
|
52 |
|
|
|
53 |
|
|
endmodule // sparc_ifu_cmp35
|
54 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.