OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-CPU/] [ifu/] [sparc_ifu_rndrob.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dmitryr
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: sparc_ifu_rndrob.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21
////////////////////////////////////////////////////////////////////////
22
/*
23
//  Module Name: sparc_ifu_rndrob
24
//  Description:
25
//  Round robin scheduler.  Least priority to the last granted
26
//  customer.  If no requests, the priority remains the same.
27
//
28
*/
29
////////////////////////////////////////////////////////////////////////
30
 
31
module sparc_ifu_rndrob(/*AUTOARG*/
32
   // Outputs
33
   grant_vec, so,
34
   // Inputs
35
   clk, reset, se, si, req_vec, advance, rst_tri_enable
36
   );
37
 
38
   input     clk, reset, se, si;
39
 
40
   input [3:0]  req_vec;
41
 
42
   input        advance;
43
   input        rst_tri_enable;
44
 
45
   output [3:0] grant_vec;
46
 
47
   output       so;
48
 
49
   wire [3:0]    next_pv,
50
                pv,
51
                gv,
52
                park_vec;
53
 
54
 
55
   assign       pv =  advance ? grant_vec :
56
                                park_vec;
57
 
58
   assign       next_pv[3:1] = pv[3:1] & {3{~reset}};
59
   assign       next_pv[0] = pv[0] | reset;
60
 
61
   dff_s #4  park_reg(.din  (next_pv),
62
                    .clk  (clk),
63
                    .q    (park_vec),
64
                    .se   (se), .si(), .so());
65
 
66
   // if noone requests, don't advance, otherwise we'll go back to 0
67
   // and will not be fair to other requestors
68
   assign gv[0] = park_vec[3] & req_vec[0] |
69
                  park_vec[2] & ~req_vec[3] & req_vec[0] |
70
                  park_vec[1] & ~req_vec[2] & ~req_vec[3] & req_vec[0] |
71
                  ~req_vec[1] & ~req_vec[2] & ~req_vec[3];
72
 
73
   assign gv[1] = park_vec[0] & req_vec[1] |
74
                  park_vec[3] & ~req_vec[0] & req_vec[1] |
75
                  park_vec[2] & ~req_vec[3] & ~req_vec[0] & req_vec[1] |
76
                  req_vec[1] & ~req_vec[2] & ~req_vec[3] & ~req_vec[0];
77
 
78
   assign gv[2] = park_vec[1] & req_vec[2] |
79
                  park_vec[0] & ~req_vec[1] & req_vec[2] |
80
                  park_vec[3] & ~req_vec[0] & ~req_vec[1] & req_vec[2] |
81
                  req_vec[2] & ~req_vec[3] & ~req_vec[0] & ~req_vec[1];
82
 
83
   assign gv[3] = park_vec[2] & req_vec[3] |
84
                  park_vec[1] & ~req_vec[2] & req_vec[3] |
85
                  park_vec[0] & ~req_vec[1] & ~req_vec[2] & req_vec[3] |
86
                  req_vec[3] & ~req_vec[0] & ~req_vec[1] & ~req_vec[2];
87
 
88
   assign grant_vec[0] = gv[0] | rst_tri_enable;
89
   assign grant_vec[3:1] = gv[3:1] & {3{~rst_tri_enable}};
90
 
91
 
92
endmodule // sparc_ifu_rndrob
93
 
94
 
95
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.