OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-FPU/] [fpu_rptr_min_global.v] - Blame information for rev 5

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dmitryr
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: fpu_rptr_min_global.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21
 
22
// global (bufrpt_grp4 used to buffer rst_l, scan signals) and mintiming buffers in this file 
23
 
24
// fpu_bufrpt_grp4: 4 bit wide to fix max trans time for scan, reset
25
module fpu_bufrpt_grp4 (
26
        in,
27
        out
28
);
29
 
30
        input [3:0] in;
31
        output [3:0] out;
32
 
33
        assign out[3:0] = in[3:0];
34
 
35
endmodule
36
 
37
 
38
// fpu_rptr_fp_cpx_grp16: 16 bit wide vertical MSB top mintiming buffer for fp_cpx*
39
module fpu_rptr_fp_cpx_grp16 (
40
        in,
41
        out
42
);
43
 
44
        input [15:0] in;
45
        output [15:0] out;
46
 
47
        assign out[15:0] = in[15:0];
48
 
49
endmodule
50
 
51
 
52
// fpu_rptr_pcx_fpio_grp16: 16 bit wide mintming vertical buffer, MSB top, for pcx_fpio*
53
// use minbuf_5x -> buf_5x -> buf_30x
54
module fpu_rptr_pcx_fpio_grp16 (
55
        in,
56
        out
57
);
58
 
59
        input [15:0] in;
60
        output [15:0] out;
61
 
62
        assign out[15:0] = in[15:0];
63
 
64
endmodule
65
 
66
// fpu_rptr_inq: 156 bits wide mintiming buffer for inq_sram din (matched to inq_sram bit order)
67
module fpu_rptr_inq (
68
        in,
69
        out
70
);
71
 
72
        input [155:0] in;
73
        output [155:0] out;
74
 
75
        assign out[155:0] = in[155:0];
76
 
77
endmodule
78
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.