| 1 |
2 |
dmitryr |
// ========== Copyright Header Begin ==========================================
|
| 2 |
|
|
//
|
| 3 |
|
|
// OpenSPARC T1 Processor File: cluster_header_sync.v
|
| 4 |
|
|
// Copyright (c) 2006 Sun Microsystems, Inc. All Rights Reserved.
|
| 5 |
|
|
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
|
| 6 |
|
|
//
|
| 7 |
|
|
// The above named program is free software; you can redistribute it and/or
|
| 8 |
|
|
// modify it under the terms of the GNU General Public
|
| 9 |
|
|
// License version 2 as published by the Free Software Foundation.
|
| 10 |
|
|
//
|
| 11 |
|
|
// The above named program is distributed in the hope that it will be
|
| 12 |
|
|
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 13 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
| 14 |
|
|
// General Public License for more details.
|
| 15 |
|
|
//
|
| 16 |
|
|
// You should have received a copy of the GNU General Public
|
| 17 |
|
|
// License along with this work; if not, write to the Free Software
|
| 18 |
|
|
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
|
| 19 |
|
|
//
|
| 20 |
|
|
// ========== Copyright Header End ============================================
|
| 21 |
|
|
// The sync pulse cluster header is instatiated as a hard macro.
|
| 22 |
|
|
// This model is for simulation only.
|
| 23 |
|
|
|
| 24 |
|
|
module cluster_header_sync (/*AUTOARG*/
|
| 25 |
|
|
// Outputs
|
| 26 |
|
|
dram_rx_sync_local, dram_tx_sync_local, jbus_rx_sync_local,
|
| 27 |
|
|
jbus_tx_sync_local, so,
|
| 28 |
|
|
// Inputs
|
| 29 |
|
|
dram_rx_sync_global, dram_tx_sync_global, jbus_rx_sync_global,
|
| 30 |
|
|
jbus_tx_sync_global, cmp_gclk, cmp_rclk, si, se
|
| 31 |
|
|
);
|
| 32 |
|
|
|
| 33 |
|
|
output dram_rx_sync_local;
|
| 34 |
|
|
output dram_tx_sync_local;
|
| 35 |
|
|
output jbus_rx_sync_local;
|
| 36 |
|
|
output jbus_tx_sync_local;
|
| 37 |
|
|
output so;
|
| 38 |
|
|
|
| 39 |
|
|
input dram_rx_sync_global;
|
| 40 |
|
|
input dram_tx_sync_global;
|
| 41 |
|
|
input jbus_rx_sync_global;
|
| 42 |
|
|
input jbus_tx_sync_global;
|
| 43 |
|
|
input cmp_gclk;
|
| 44 |
|
|
input cmp_rclk;
|
| 45 |
|
|
input si;
|
| 46 |
|
|
input se;
|
| 47 |
|
|
|
| 48 |
|
|
wire dram_rx_so;
|
| 49 |
|
|
wire dram_tx_so;
|
| 50 |
|
|
wire jbus_rx_so;
|
| 51 |
|
|
|
| 52 |
|
|
bw_clk_cclk_sync sync_wrapper (
|
| 53 |
|
|
.dram_rx_sync_local(dram_rx_sync_local),
|
| 54 |
|
|
.dram_tx_sync_local(dram_tx_sync_local),
|
| 55 |
|
|
.jbus_rx_sync_local(jbus_rx_sync_local),
|
| 56 |
|
|
.jbus_tx_sync_local(jbus_tx_sync_local),
|
| 57 |
|
|
.so(so),
|
| 58 |
|
|
.dram_rx_sync_global(dram_rx_sync_global),
|
| 59 |
|
|
.dram_tx_sync_global(dram_tx_sync_global),
|
| 60 |
|
|
.jbus_rx_sync_global(jbus_rx_sync_global),
|
| 61 |
|
|
.jbus_tx_sync_global(jbus_tx_sync_global),
|
| 62 |
|
|
.cmp_gclk(cmp_gclk),
|
| 63 |
|
|
.cmp_rclk(cmp_rclk),
|
| 64 |
|
|
.si(si),
|
| 65 |
|
|
.se(se)
|
| 66 |
|
|
);
|
| 67 |
|
|
|
| 68 |
|
|
endmodule // cluster_header_sync
|
