OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-common/] [common/] [sync_pulse_synchronizer.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dmitryr
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: sync_pulse_synchronizer.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21
// Synchronizer without reset for use in cluster_header_sync.
22
// For simulation only.
23
 
24
module sync_pulse_synchronizer (/*AUTOARG*/
25
   // Outputs
26
   sync_out, so,
27
   // Inputs
28
   async_in, gclk, rclk, si, se
29
   );
30
 
31
   output sync_out;
32
   output so;
33
 
34
   input  async_in;
35
   input  gclk;
36
   input  rclk;
37
   input  si;
38
   input  se;
39
 
40
   wire   pre_sync_out;
41
   wire   so_rptr;
42
   wire   so_lockup;
43
 
44
   // Flop drive strengths to be adjusted as necessary
45
 
46
   bw_u1_soff_8x repeater (
47
                           .q (pre_sync_out),
48
                           .so (so_rptr),
49
                           .ck (gclk),
50
                           .d (async_in),
51
                           .se (se),
52
                           .sd (si)
53
                           );
54
 
55
   bw_u1_scanl_2x lockup (
56
                           .so (so_lockup),
57
                           .sd (so_rptr),
58
                           .ck (gclk)
59
                           );
60
 
61
   bw_u1_soff_8x syncff (
62
                         .q (sync_out),
63
                         .so (so),
64
                         .ck (rclk),
65
                         .d (pre_sync_out),
66
                         .se (se),
67
                         .sd (so_lockup)
68
                         );
69
 
70
endmodule // sync_pulse_synchronizer

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.