OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-common/] [common/] [synchronizer_asr_dup.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dmitryr
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: synchronizer_asr_dup.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21
module synchronizer_asr_dup (/*AUTOARG*/
22
   // Outputs
23
   sync_out, so,
24
   // Inputs
25
   async_in, gclk, rclk, arst_l, si, se
26
   );
27
 
28
   output sync_out;
29
   output so;
30
 
31
   input  async_in;
32
   input  gclk;
33
   input  rclk;
34
   input  arst_l;
35
   input  si;
36
   input  se;
37
 
38
   wire   pre_sync_out;
39
   wire   so_rptr;
40
   wire   so_lockup;
41
 
42
   bw_u1_soff_8x repeater (
43
                              .q (pre_sync_out),
44
                              .so (so_rptr),
45
                              .ck (gclk),
46
                              .d (async_in),
47
                              .se (se),
48
                              .sd (si)
49
                              );
50
   bw_u1_scanl_2x lockup (
51
                           .so (so_lockup),
52
                           .sd (so_rptr),
53
                           .ck (gclk)
54
                           );
55
 
56
   bw_u1_soffasr_2x syncff (
57
                            .q (sync_out),
58
                            .so (so),
59
                            .ck (rclk),
60
                            .d (pre_sync_out),
61
                            .r_l (arst_l),
62
                            .s_l (1'b1),
63
                            .se (se),
64
                            .sd (so_lockup)
65
                            );
66
 
67
endmodule // synchronizer_asr

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.