OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-common/] [srams/] [bw_r_l2d_rep_top.v] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dmitryr
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: bw_r_l2d_rep_top.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21
module bw_r_l2d_rep_top (/*AUTOARG*/
22
   // Outputs
23
   word_en_buf, col_offset_buf, set_buf, wr_en_buf, way_sel_buf,
24
   decc_in_buf, fbdt_l, fbdb_l, scdata_scbuf_decc_top_buf,
25
   scdata_scbuf_decc_bot_buf,
26
   // Inputs
27
   word_en_l, col_offset_l, set_l, wr_en_l, way_sel_l, decc_in_l,
28
   scbuf_scdata_fbdecc_top, scbuf_scdata_fbdecc_bot, sbdt_l, sbdb_l
29
   );
30
 
31
   input [3:0]     word_en_l;
32
   input           col_offset_l;
33
   input [9:0]      set_l;
34
   input           wr_en_l;
35
   input [11:0]    way_sel_l;
36
   input [155:0]   decc_in_l;
37
   input [155:0]   scbuf_scdata_fbdecc_top;
38
   input [155:0]   scbuf_scdata_fbdecc_bot;
39
   input [155:0]   sbdt_l;
40
   input [155:0]   sbdb_l;
41
 
42
   output [3:0]    word_en_buf;
43
   output          col_offset_buf;
44
   output [9:0]    set_buf;
45
   output          wr_en_buf;
46
   output [11:0]   way_sel_buf;
47
   output [155:0]  decc_in_buf;
48
   output [155:0]  fbdt_l;
49
   output [155:0]  fbdb_l;
50
   output [155:0]  scdata_scbuf_decc_top_buf;
51
   output [155:0]  scdata_scbuf_decc_bot_buf;
52
 
53
   ///////////////////////////////////////////////////////////////////////
54
   // Inverting Buffers
55
   ///////////////////////////////////////////////////////////////////////
56
   assign word_en_buf[3:0] = ~word_en_l[3:0];
57
   assign col_offset_buf = ~col_offset_l;
58
   assign set_buf[9:0] = ~set_l[9:0];
59
   assign wr_en_buf = ~wr_en_l;
60
   assign way_sel_buf[11:0] = ~way_sel_l[11:0];
61
   assign decc_in_buf[155:0] = ~decc_in_l[155:0];
62
   assign fbdt_l[155:0] = ~scbuf_scdata_fbdecc_top[155:0];
63
   assign fbdb_l[155:0] = ~scbuf_scdata_fbdecc_bot[155:0];
64
   assign scdata_scbuf_decc_top_buf[155:0] = ~sbdt_l[155:0];
65
   assign scdata_scbuf_decc_bot_buf[155:0] = ~sbdb_l[155:0];
66
 
67
endmodule // bw_r_l2d_rep_top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.