OpenCores
URL https://opencores.org/ocsvn/spdif_interface/spdif_interface/trunk

Subversion Repositories spdif_interface

[/] [spdif_interface/] [trunk/] [rtl/] [vhdl/] [tx_ver_reg.vhd] - Blame information for rev 73

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 46 gedra
----------------------------------------------------------------------
2
----                                                              ----
3
---- WISHBONE SPDIF IP Core                                       ----
4
----                                                              ----
5
---- This file is part of the SPDIF project                       ----
6
---- http://www.opencores.org/cores/spdif_interface/              ----
7
----                                                              ----
8
---- Description                                                  ----
9
---- SPDIF transmitter TxVersion register.                        ----
10
----                                                              ----
11
----                                                              ----
12
---- To Do:                                                       ----
13
---- -                                                            ----
14
----                                                              ----
15
---- Author(s):                                                   ----
16
---- - Geir Drange, gedra@opencores.org                           ----
17
----                                                              ----
18
----------------------------------------------------------------------
19
----                                                              ----
20
---- Copyright (C) 2004 Authors and OPENCORES.ORG                 ----
21
----                                                              ----
22
---- This source file may be used and distributed without         ----
23
---- restriction provided that this copyright statement is not    ----
24
---- removed from the file and that any derivative work contains  ----
25
---- the original copyright notice and the associated disclaimer. ----
26
----                                                              ----
27
---- This source file is free software; you can redistribute it   ----
28
---- and/or modify it under the terms of the GNU Lesser General   ----
29
---- Public License as published by the Free Software Foundation; ----
30
---- either version 2.1 of the License, or (at your option) any   ----
31
---- later version.                                               ----
32
----                                                              ----
33
---- This source is distributed in the hope that it will be       ----
34
---- useful, but WITHOUT ANY WARRANTY; without even the implied   ----
35
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ----
36
---- PURPOSE. See the GNU Lesser General Public License for more  ----
37
---- details.                                                     ----
38
----                                                              ----
39
---- You should have received a copy of the GNU Lesser General    ----
40
---- Public License along with this source; if not, download it   ----
41
---- from http://www.opencores.org/lgpl.shtml                     ----
42
----                                                              ----
43
----------------------------------------------------------------------
44
--
45
-- CVS Revision History
46
--
47
-- $Log: not supported by cvs2svn $
48 72 gedra
-- Revision 1.1  2004/07/14 17:20:24  gedra
49
-- Transmitter version register.
50 46 gedra
--
51
--
52 72 gedra
--
53 46 gedra
 
54
library ieee;
55 72 gedra
use ieee.std_logic_1164.all;
56 46 gedra
use ieee.numeric_std.all;
57
 
58 72 gedra
entity tx_ver_reg is
59
   generic (DATA_WIDTH    : integer;
60
            ADDR_WIDTH    : integer;
61
            USER_DATA_BUF : integer;
62
            CH_STAT_BUF   : integer);
63
   port (
64
      ver_rd   : in  std_logic;         -- version register read
65
      ver_dout : out std_logic_vector(DATA_WIDTH - 1 downto 0));
66 46 gedra
end tx_ver_reg;
67
 
68
architecture rtl of tx_ver_reg is
69
 
70 72 gedra
   signal version : std_logic_vector(DATA_WIDTH - 1 downto 0);
71 46 gedra
 
72
begin
73 72 gedra
   ver_dout <= version when ver_rd = '1' else (others => '0');
74 46 gedra
 
75 72 gedra
   -- version vector generation
76
   version(3 downto 0) <= "0001";       -- version 1
77
   G32 : if DATA_WIDTH = 32 generate
78
      version(4)            <= '1';
79
      version(31 downto 16) <= (others => '0');
80
   end generate G32;
81
   G16 : if DATA_WIDTH = 16 generate
82
      version(4) <= '0';
83
   end generate G16;
84
   version(11 downto 5)  <= std_logic_vector(to_unsigned(ADDR_WIDTH, 7));
85
   version(15 downto 14) <= (others => '0');
86
   version(12)           <= '1' when USER_DATA_BUF = 1 else '0';
87
   version(13)           <= '1' when CH_STAT_BUF = 1   else '0';
88
 
89 46 gedra
end rtl;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.