| 1 |
2 |
dkoethe |
###################################################################
|
| 2 |
|
|
##
|
| 3 |
|
|
## Name : opb_spi_slave
|
| 4 |
|
|
## Desc : Microprocessor Peripheral Description
|
| 5 |
|
|
## : Automatically generated by PsfUtility
|
| 6 |
|
|
##
|
| 7 |
|
|
###################################################################
|
| 8 |
|
|
|
| 9 |
|
|
BEGIN opb_spi_slave
|
| 10 |
|
|
|
| 11 |
|
|
## Peripheral Options
|
| 12 |
|
|
OPTION IPTYPE = PERIPHERAL
|
| 13 |
|
|
OPTION IMP_NETLIST = TRUE
|
| 14 |
|
|
OPTION HDL = VHDL
|
| 15 |
|
|
OPTION CORE_STATE = ACTIVE
|
| 16 |
|
|
OPTION IP_GROUP = MICROBLAZE:PPC:USER
|
| 17 |
|
|
|
| 18 |
|
|
|
| 19 |
|
|
## Bus Interfaces
|
| 20 |
|
|
BUS_INTERFACE BUS = MSOPB, BUS_TYPE = MASTER_SLAVE, BUS_STD = OPB
|
| 21 |
|
|
|
| 22 |
|
|
## Generics for VHDL or Parameters for Verilog
|
| 23 |
|
|
PARAMETER C_BASEADDR = 0x00000000, DT = std_logic_vector(0 to 31), BUS = MSOPB, ADDRESS = BASE, PAIR = C_HIGHADDR
|
| 24 |
|
|
PARAMETER C_HIGHADDR = 0xffffffff, DT = std_logic_vector(0 to 31), BUS = MSOPB, ADDRESS = HIGH, PAIR = C_BASEADDR
|
| 25 |
|
|
PARAMETER C_USER_ID_CODE = 0, DT = INTEGER
|
| 26 |
|
|
PARAMETER C_OPB_AWIDTH = 32, DT = INTEGER, BUS = MSOPB
|
| 27 |
|
|
PARAMETER C_OPB_DWIDTH = 32, DT = INTEGER, BUS = MSOPB
|
| 28 |
|
|
PARAMETER C_FAMILY = virtex-4, DT = STRING
|
| 29 |
|
|
PARAMETER C_SR_WIDTH = 8, DT = INTEGER
|
| 30 |
|
|
PARAMETER C_MSB_FIRST = true, DT = BOOLEAN
|
| 31 |
|
|
PARAMETER C_CPOL = 0, DT = INTEGER
|
| 32 |
|
|
PARAMETER C_PHA = 0, DT = INTEGER
|
| 33 |
|
|
PARAMETER C_FIFO_SIZE_WIDTH = 7, DT = INTEGER
|
| 34 |
|
|
PARAMETER C_DMA_EN = true, DT = BOOLEAN
|
| 35 |
|
|
|
| 36 |
|
|
## Ports
|
| 37 |
|
|
PORT OPB_ABus = OPB_ABus, DIR = I, VEC = [0:(C_OPB_AWIDTH-1)], BUS = MSOPB
|
| 38 |
|
|
PORT OPB_BE = OPB_BE, DIR = I, VEC = [0:((C_OPB_DWIDTH/8)-1)], BUS = MSOPB
|
| 39 |
|
|
PORT OPB_Clk = "", DIR = I, BUS = MSOPB, SIGIS = CLK
|
| 40 |
|
|
PORT OPB_DBus = OPB_DBus, DIR = I, VEC = [0:(C_OPB_DWIDTH-1)], BUS = MSOPB
|
| 41 |
|
|
PORT OPB_RNW = OPB_RNW, DIR = I, BUS = MSOPB
|
| 42 |
|
|
PORT OPB_Rst = OPB_Rst, DIR = I, BUS = MSOPB, SIGIS = RST
|
| 43 |
|
|
PORT OPB_select = OPB_select, DIR = I, BUS = MSOPB
|
| 44 |
|
|
PORT OPB_seqAddr = OPB_seqAddr, DIR = I, BUS = MSOPB
|
| 45 |
|
|
PORT Sln_DBus = Sl_DBus, DIR = O, VEC = [0:(C_OPB_DWIDTH-1)], BUS = MSOPB
|
| 46 |
|
|
PORT Sln_errAck = Sl_errAck, DIR = O, BUS = MSOPB
|
| 47 |
|
|
PORT Sln_retry = Sl_retry, DIR = O, BUS = MSOPB
|
| 48 |
|
|
PORT Sln_toutSup = Sl_toutSup, DIR = O, BUS = MSOPB
|
| 49 |
|
|
PORT Sln_xferAck = Sl_xferAck, DIR = O, BUS = MSOPB
|
| 50 |
|
|
PORT M_ABus = M_ABus, DIR = O, VEC = [0:(C_OPB_AWIDTH-1)], BUS = MSOPB
|
| 51 |
|
|
PORT M_BE = M_BE, DIR = O, VEC = [0:((C_OPB_DWIDTH/8)-1)], BUS = MSOPB
|
| 52 |
|
|
PORT M_busLock = M_busLock, DIR = O, BUS = MSOPB
|
| 53 |
|
|
PORT M_DBus = M_DBus, DIR = O, VEC = [0:(C_OPB_DWIDTH-1)], BUS = MSOPB
|
| 54 |
|
|
PORT M_request = M_request, DIR = O, BUS = MSOPB
|
| 55 |
|
|
PORT M_RNW = M_RNW, DIR = O, BUS = MSOPB
|
| 56 |
|
|
PORT M_select = M_select, DIR = O, BUS = MSOPB
|
| 57 |
|
|
PORT M_seqAddr = M_seqAddr, DIR = O, BUS = MSOPB
|
| 58 |
|
|
PORT MOPB_errAck = OPB_errAck, DIR = I, BUS = MSOPB
|
| 59 |
|
|
PORT MOPB_MGrant = OPB_MGrant, DIR = I, BUS = MSOPB
|
| 60 |
|
|
PORT MOPB_retry = OPB_retry, DIR = I, BUS = MSOPB
|
| 61 |
|
|
PORT MOPB_timeout = OPB_timeout, DIR = I, BUS = MSOPB
|
| 62 |
|
|
PORT MOPB_xferAck = OPB_xferAck, DIR = I, BUS = MSOPB
|
| 63 |
|
|
PORT sclk = "", DIR = I, SIGIS = CLK
|
| 64 |
|
|
PORT ss_n = "", DIR = I
|
| 65 |
|
|
PORT mosi = "", DIR = I
|
| 66 |
|
|
PORT miso = "", DIR = IO, THREE_STATE = TRUE, TRI_I = miso_I, TRI_O = miso_O, TRI_T = miso_T
|
| 67 |
|
|
PORT miso_o = "", DIR = O
|
| 68 |
|
|
PORT miso_i = "", DIR = I
|
| 69 |
|
|
PORT miso_t = "", DIR = O
|
| 70 |
|
|
PORT opb_irq = "", DIR = O, SIGIS = INTERRUPT, SENSITIVITY = LEVEL_HIGH
|
| 71 |
|
|
|
| 72 |
|
|
END
|
