OpenCores
URL https://opencores.org/ocsvn/spi_slave/spi_slave/trunk

Subversion Repositories spi_slave

[/] [spi_slave/] [trunk/] [sim/] [rtl_sim/] [modelsim_sim/] [run/] [shift_register/] [shift_register_tb_w.do] - Blame information for rev 35

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 dkoethe
onerror {resume}
2
quietly WaveActivateNextPane {} 0
3
add wave -noupdate -format Literal /shift_register_tb/test_num
4
add wave -noupdate -format Logic /shift_register_tb/s_rst
5
add wave -noupdate -divider External
6
add wave -noupdate -format Logic /shift_register_tb/s_sclk
7
add wave -noupdate -format Logic /shift_register_tb/s_cs_n
8
add wave -noupdate -format Logic /shift_register_tb/s_mosi
9
add wave -noupdate -format Logic /shift_register_tb/s_miso_o
10
add wave -noupdate -format Logic /shift_register_tb/s_miso_i
11
add wave -noupdate -format Logic /shift_register_tb/s_miso_t
12
add wave -noupdate -divider TX-FIFO
13
add wave -noupdate -format Logic /shift_register_tb/s_tx_clk
14
add wave -noupdate -format Logic /shift_register_tb/s_tx_en
15
add wave -noupdate -format Literal -radix unsigned /shift_register_tb/s_tx_data
16
add wave -noupdate -divider RX-FIFO
17
add wave -noupdate -format Logic /shift_register_tb/s_rx_clk
18
add wave -noupdate -format Logic /shift_register_tb/s_rx_en
19
add wave -noupdate -format Literal /shift_register_tb/s_rx_data
20
add wave -noupdate -divider Internal
21
TreeUpdate [SetDefaultTree]
22
WaveRestoreCursors {{Cursor 1} {62874 ps} 0}
23
configure wave -namecolwidth 281
24
configure wave -valuecolwidth 100
25
configure wave -justifyvalue left
26
configure wave -signalnamewidth 0
27
configure wave -snapdistance 10
28
configure wave -datasetprefix 0
29
configure wave -rowmargin 4
30
configure wave -childrowmargin 2
31
configure wave -gridoffset 0
32
configure wave -gridperiod 1
33
configure wave -griddelta 40
34
configure wave -timeline 0
35
update
36
WaveRestoreZoom {0 ps} {3570 ns}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.